|
STM32H735xx HAL User Manual
|
programmable divider acting on the incoming RNG clock More...
Defines | |
| #define | LL_RNG_CLKDIV_BY_1 (0x00000000UL) |
| #define | LL_RNG_CLKDIV_BY_2 (RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_4 (RNG_CR_CLKDIV_1) |
| #define | LL_RNG_CLKDIV_BY_8 (RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_16 (RNG_CR_CLKDIV_2) |
| #define | LL_RNG_CLKDIV_BY_32 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_64 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1) |
| #define | LL_RNG_CLKDIV_BY_128 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_256 (RNG_CR_CLKDIV_3) |
| #define | LL_RNG_CLKDIV_BY_512 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_1024 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_1) |
| #define | LL_RNG_CLKDIV_BY_2048 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_4096 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2) |
| #define | LL_RNG_CLKDIV_BY_8192 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_0) |
| #define | LL_RNG_CLKDIV_BY_16384 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1) |
| #define | LL_RNG_CLKDIV_BY_32768 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
programmable divider acting on the incoming RNG clock
| #define LL_RNG_CLKDIV_BY_1 (0x00000000UL) |
No clock division
Definition at line 86 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_1024 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_1) |
1024 RNG clock cycles per internal RNG clock
Definition at line 96 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_128 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
128 RNG clock cycles per internal RNG clock
Definition at line 93 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_16 (RNG_CR_CLKDIV_2) |
16 RNG clock cycles per internal RNG clock
Definition at line 90 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_16384 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1) |
16384 RNG clock cycles per internal RNG clock
Definition at line 100 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_2 (RNG_CR_CLKDIV_0) |
2 RNG clock cycles per internal RNG clock
Definition at line 87 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_2048 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
2048 RNG clock cycles per internal RNG clock
Definition at line 97 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_256 (RNG_CR_CLKDIV_3) |
256 RNG clock cycles per internal RNG clock
Definition at line 94 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_32 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_0) |
32 RNG clock cycles per internal RNG clock
Definition at line 91 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_32768 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
32768 RNG clock cycles per internal RNG clock
Definition at line 101 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_4 (RNG_CR_CLKDIV_1) |
4 RNG clock cycles per internal RNG clock
Definition at line 88 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_4096 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2) |
4096 RNG clock cycles per internal RNG clock
Definition at line 98 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_512 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_0) |
512 RNG clock cycles per internal RNG clock
Definition at line 95 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_64 (RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_1) |
64 RNG clock cycles per internal RNG clock
Definition at line 92 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_8 (RNG_CR_CLKDIV_1 | RNG_CR_CLKDIV_0) |
8 RNG clock cycles per internal RNG clock
Definition at line 89 of file stm32h7xx_ll_rng.h.
| #define LL_RNG_CLKDIV_BY_8192 (RNG_CR_CLKDIV_3 | RNG_CR_CLKDIV_2 | RNG_CR_CLKDIV_0) |
8192 RNG clock cycles per internal RNG clock
Definition at line 99 of file stm32h7xx_ll_rng.h.
1.7.6.1