STM32H735xx HAL User Manual
|
Defines | |
#define | IS_LL_UTILS_SYSCLK_DIV(__VALUE__) |
#define | IS_LL_UTILS_AHB_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB1_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB2_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB3_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB4_DIV(__VALUE__) |
#define | IS_LL_UTILS_PLLM_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 63U)) |
#define | IS_LL_UTILS_PLLN_VALUE(__VALUE__) ((4U <= (__VALUE__)) && ((__VALUE__) <= 512U)) |
#define | IS_LL_UTILS_PLLP_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 128U)) |
#define | IS_LL_UTILS_FRACN_VALUE(__VALUE__) ((__VALUE__) <= 0x1FFFU) |
#define | IS_LL_UTILS_PLLVCO_INPUT(__VALUE__, __RANGE__) |
#define | IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__, __RANGE__) |
#define | IS_LL_UTILS_CHECK_VCO_RANGES(__RANGEIN__, __RANGEOUT__) |
#define | IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) |
#define | IS_LL_UTILS_HSE_BYPASS(__STATE__) |
#define | IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) |
#define IS_LL_UTILS_AHB_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_AHB_DIV_1) \ || ((__VALUE__) == LL_RCC_AHB_DIV_2) \ || ((__VALUE__) == LL_RCC_AHB_DIV_4) \ || ((__VALUE__) == LL_RCC_AHB_DIV_8) \ || ((__VALUE__) == LL_RCC_AHB_DIV_16) \ || ((__VALUE__) == LL_RCC_AHB_DIV_64) \ || ((__VALUE__) == LL_RCC_AHB_DIV_128) \ || ((__VALUE__) == LL_RCC_AHB_DIV_256) \ || ((__VALUE__) == LL_RCC_AHB_DIV_512))
Definition at line 168 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_APB1_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB1_DIV_1) \ || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ || ((__VALUE__) == LL_RCC_APB1_DIV_16))
Definition at line 178 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_APB2_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB2_DIV_1) \ || ((__VALUE__) == LL_RCC_APB2_DIV_2) \ || ((__VALUE__) == LL_RCC_APB2_DIV_4) \ || ((__VALUE__) == LL_RCC_APB2_DIV_8) \ || ((__VALUE__) == LL_RCC_APB2_DIV_16))
Definition at line 184 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_APB3_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB3_DIV_1) \ || ((__VALUE__) == LL_RCC_APB3_DIV_2) \ || ((__VALUE__) == LL_RCC_APB3_DIV_4) \ || ((__VALUE__) == LL_RCC_APB3_DIV_8) \ || ((__VALUE__) == LL_RCC_APB3_DIV_16))
Definition at line 190 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_APB4_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB4_DIV_1) \ || ((__VALUE__) == LL_RCC_APB4_DIV_2) \ || ((__VALUE__) == LL_RCC_APB4_DIV_4) \ || ((__VALUE__) == LL_RCC_APB4_DIV_8) \ || ((__VALUE__) == LL_RCC_APB4_DIV_16))
Definition at line 196 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_CHECK_VCO_RANGES | ( | __RANGEIN__, | |
__RANGEOUT__ | |||
) |
( \ (((__RANGEIN__) == LL_RCC_PLLINPUTRANGE_1_2) && ((__RANGEOUT__) == LL_RCC_PLLVCORANGE_MEDIUM)) || \ (((__RANGEIN__) != LL_RCC_PLLINPUTRANGE_1_2) && ((__RANGEOUT__) == LL_RCC_PLLVCORANGE_WIDE)))
Definition at line 224 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), and LL_PLL_ConfigSystemClock_HSI().
#define IS_LL_UTILS_FRACN_VALUE | ( | __VALUE__ | ) | ((__VALUE__) <= 0x1FFFU) |
Definition at line 212 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), LL_PLL_ConfigSystemClock_HSI(), and UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_HSE_BYPASS | ( | __STATE__ | ) |
(((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
Definition at line 239 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE().
#define IS_LL_UTILS_HSE_FREQUENCY | ( | __FREQUENCY__ | ) | (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) |
Definition at line 242 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE().
#define IS_LL_UTILS_PLL_FREQUENCY | ( | __VALUE__ | ) |
((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE0) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE0) : \ (LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE1) : \ (LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE2) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE2) : \ ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE3))
Definition at line 233 of file stm32h7xx_ll_utils.c.
#define IS_LL_UTILS_PLLM_VALUE | ( | __VALUE__ | ) | ((1U <= (__VALUE__)) && ((__VALUE__) <= 63U)) |
Definition at line 202 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), LL_PLL_ConfigSystemClock_HSI(), and UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_PLLN_VALUE | ( | __VALUE__ | ) | ((4U <= (__VALUE__)) && ((__VALUE__) <= 512U)) |
Definition at line 205 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), LL_PLL_ConfigSystemClock_HSI(), and UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_PLLP_VALUE | ( | __VALUE__ | ) | ((1U <= (__VALUE__)) && ((__VALUE__) <= 128U)) |
Definition at line 210 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), LL_PLL_ConfigSystemClock_HSI(), and UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_PLLVCO_INPUT | ( | __VALUE__, | |
__RANGE__ | |||
) |
( \ (((__RANGE__) == LL_RCC_PLLINPUTRANGE_1_2) && (UTILS_PLLVCO_INPUT_MIN1 <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX1)) || \ (((__RANGE__) == LL_RCC_PLLINPUTRANGE_2_4) && (UTILS_PLLVCO_INPUT_MIN2 <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX2)) || \ (((__RANGE__) == LL_RCC_PLLINPUTRANGE_4_8) && (UTILS_PLLVCO_INPUT_MIN3 <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX3)) || \ (((__RANGE__) == LL_RCC_PLLINPUTRANGE_8_16) && (UTILS_PLLVCO_INPUT_MIN4 <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX4)))
Definition at line 214 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), and LL_PLL_ConfigSystemClock_HSI().
#define IS_LL_UTILS_PLLVCO_OUTPUT | ( | __VALUE__, | |
__RANGE__ | |||
) |
( \ (((__RANGE__) == LL_RCC_PLLVCORANGE_MEDIUM) && (UTILS_PLLVCO_MEDIUM_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_MEDIUM_OUTPUT_MAX)) || \ (((__RANGE__) == LL_RCC_PLLVCORANGE_WIDE) && (UTILS_PLLVCO_WIDE_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_WIDE_OUTPUT_MAX)))
Definition at line 220 of file stm32h7xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), and LL_PLL_ConfigSystemClock_HSI().
#define IS_LL_UTILS_SYSCLK_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
Definition at line 158 of file stm32h7xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().