STM32H735xx HAL User Manual
|
Header file of FDCAN HAL module. More...
#include "stm32h7xx_hal_def.h"
Go to the source code of this file.
Data Structures | |
struct | FDCAN_InitTypeDef |
FDCAN Init structure definition. More... | |
struct | FDCAN_ClkCalUnitTypeDef |
FDCAN clock calibration unit structure definition. More... | |
struct | FDCAN_FilterTypeDef |
FDCAN filter structure definition. More... | |
struct | FDCAN_TxHeaderTypeDef |
FDCAN Tx header structure definition. More... | |
struct | FDCAN_RxHeaderTypeDef |
FDCAN Rx header structure definition. More... | |
struct | FDCAN_TxEventFifoTypeDef |
FDCAN Tx event FIFO structure definition. More... | |
struct | FDCAN_HpMsgStatusTypeDef |
FDCAN High Priority Message Status structure definition. More... | |
struct | FDCAN_ProtocolStatusTypeDef |
FDCAN Protocol Status structure definition. More... | |
struct | FDCAN_ErrorCountersTypeDef |
FDCAN Error Counters structure definition. More... | |
struct | FDCAN_TT_ConfigTypeDef |
FDCAN TT Init structure definition. More... | |
struct | FDCAN_TriggerTypeDef |
FDCAN Trigger structure definition. More... | |
struct | FDCAN_TTOperationStatusTypeDef |
FDCAN TT Operation Status structure definition. More... | |
struct | FDCAN_MsgRamAddressTypeDef |
FDCAN Message RAM blocks. More... | |
struct | __FDCAN_HandleTypeDef |
FDCAN handle structure definition. More... | |
Defines | |
#define | HAL_FDCAN_ERROR_NONE ((uint32_t)0x00000000U) |
#define | HAL_FDCAN_ERROR_TIMEOUT ((uint32_t)0x00000001U) |
#define | HAL_FDCAN_ERROR_NOT_INITIALIZED ((uint32_t)0x00000002U) |
#define | HAL_FDCAN_ERROR_NOT_READY ((uint32_t)0x00000004U) |
#define | HAL_FDCAN_ERROR_NOT_STARTED ((uint32_t)0x00000008U) |
#define | HAL_FDCAN_ERROR_NOT_SUPPORTED ((uint32_t)0x00000010U) |
#define | HAL_FDCAN_ERROR_PARAM ((uint32_t)0x00000020U) |
#define | HAL_FDCAN_ERROR_PENDING ((uint32_t)0x00000040U) |
#define | HAL_FDCAN_ERROR_RAM_ACCESS ((uint32_t)0x00000080U) |
#define | HAL_FDCAN_ERROR_FIFO_EMPTY ((uint32_t)0x00000100U) |
#define | HAL_FDCAN_ERROR_FIFO_FULL ((uint32_t)0x00000200U) |
#define | HAL_FDCAN_ERROR_LOG_OVERFLOW FDCAN_IR_ELO |
#define | HAL_FDCAN_ERROR_RAM_WDG FDCAN_IR_WDI |
#define | HAL_FDCAN_ERROR_PROTOCOL_ARBT FDCAN_IR_PEA |
#define | HAL_FDCAN_ERROR_PROTOCOL_DATA FDCAN_IR_PED |
#define | HAL_FDCAN_ERROR_RESERVED_AREA FDCAN_IR_ARA |
#define | HAL_FDCAN_ERROR_TT_GLOBAL_TIME FDCAN_TTIR_GTE |
#define | HAL_FDCAN_ERROR_TT_TX_UNDERFLOW FDCAN_TTIR_TXU |
#define | HAL_FDCAN_ERROR_TT_TX_OVERFLOW FDCAN_TTIR_TXO |
#define | HAL_FDCAN_ERROR_TT_SCHEDULE1 FDCAN_TTIR_SE1 |
#define | HAL_FDCAN_ERROR_TT_SCHEDULE2 FDCAN_TTIR_SE2 |
#define | HAL_FDCAN_ERROR_TT_NO_INIT_REF FDCAN_TTIR_IWT |
#define | HAL_FDCAN_ERROR_TT_NO_REF FDCAN_TTIR_WT |
#define | HAL_FDCAN_ERROR_TT_APPL_WDG FDCAN_TTIR_AW |
#define | HAL_FDCAN_ERROR_TT_CONFIG FDCAN_TTIR_CER |
#define | HAL_FDCAN_ERROR_INVALID_CALLBACK ((uint32_t)0x00000100U) |
#define | FDCAN_FRAME_CLASSIC ((uint32_t)0x00000000U) |
#define | FDCAN_FRAME_FD_NO_BRS ((uint32_t)FDCAN_CCCR_FDOE) |
#define | FDCAN_FRAME_FD_BRS ((uint32_t)(FDCAN_CCCR_FDOE | FDCAN_CCCR_BRSE)) |
#define | FDCAN_MODE_NORMAL ((uint32_t)0x00000000U) |
#define | FDCAN_MODE_RESTRICTED_OPERATION ((uint32_t)0x00000001U) |
#define | FDCAN_MODE_BUS_MONITORING ((uint32_t)0x00000002U) |
#define | FDCAN_MODE_INTERNAL_LOOPBACK ((uint32_t)0x00000003U) |
#define | FDCAN_MODE_EXTERNAL_LOOPBACK ((uint32_t)0x00000004U) |
#define | FDCAN_CLOCK_CALIBRATION_DISABLE ((uint32_t)0x00000000U) |
#define | FDCAN_CLOCK_CALIBRATION_ENABLE ((uint32_t)0x00000001U) |
#define | FDCAN_CLOCK_DIV1 ((uint32_t)0x00000000U) |
#define | FDCAN_CLOCK_DIV2 ((uint32_t)0x00010000U) |
#define | FDCAN_CLOCK_DIV4 ((uint32_t)0x00020000U) |
#define | FDCAN_CLOCK_DIV6 ((uint32_t)0x00030000U) |
#define | FDCAN_CLOCK_DIV8 ((uint32_t)0x00040000U) |
#define | FDCAN_CLOCK_DIV10 ((uint32_t)0x00050000U) |
#define | FDCAN_CLOCK_DIV12 ((uint32_t)0x00060000U) |
#define | FDCAN_CLOCK_DIV14 ((uint32_t)0x00070000U) |
#define | FDCAN_CLOCK_DIV16 ((uint32_t)0x00080000U) |
#define | FDCAN_CLOCK_DIV18 ((uint32_t)0x00090000U) |
#define | FDCAN_CLOCK_DIV20 ((uint32_t)0x000A0000U) |
#define | FDCAN_CLOCK_DIV22 ((uint32_t)0x000B0000U) |
#define | FDCAN_CLOCK_DIV24 ((uint32_t)0x000C0000U) |
#define | FDCAN_CLOCK_DIV26 ((uint32_t)0x000D0000U) |
#define | FDCAN_CLOCK_DIV28 ((uint32_t)0x000E0000U) |
#define | FDCAN_CLOCK_DIV30 ((uint32_t)0x000F0000U) |
#define | FDCAN_CALIB_FIELD_LENGTH_32 ((uint32_t)0x00000000U) |
#define | FDCAN_CALIB_FIELD_LENGTH_64 ((uint32_t)FDCANCCU_CCFG_CFL) |
#define | FDCAN_CLOCK_NOT_CALIBRATED ((uint32_t)0x00000000U) |
#define | FDCAN_CLOCK_BASIC_CALIBRATED ((uint32_t)0x40000000U) |
#define | FDCAN_CLOCK_PRECISION_CALIBRATED ((uint32_t)0x80000000U) |
#define | FDCAN_CALIB_TIME_QUANTA_COUNTER ((uint32_t)0x00000000U) |
#define | FDCAN_CALIB_CLOCK_PERIOD_COUNTER ((uint32_t)0x00000001U) |
#define | FDCAN_CALIB_WATCHDOG_COUNTER ((uint32_t)0x00000002U) |
#define | FDCAN_DATA_BYTES_8 ((uint32_t)0x00000004U) |
#define | FDCAN_DATA_BYTES_12 ((uint32_t)0x00000005U) |
#define | FDCAN_DATA_BYTES_16 ((uint32_t)0x00000006U) |
#define | FDCAN_DATA_BYTES_20 ((uint32_t)0x00000007U) |
#define | FDCAN_DATA_BYTES_24 ((uint32_t)0x00000008U) |
#define | FDCAN_DATA_BYTES_32 ((uint32_t)0x0000000AU) |
#define | FDCAN_DATA_BYTES_48 ((uint32_t)0x0000000EU) |
#define | FDCAN_DATA_BYTES_64 ((uint32_t)0x00000012U) |
#define | FDCAN_TX_FIFO_OPERATION ((uint32_t)0x00000000U) |
#define | FDCAN_TX_QUEUE_OPERATION ((uint32_t)FDCAN_TXBC_TFQM) |
#define | FDCAN_STANDARD_ID ((uint32_t)0x00000000U) |
#define | FDCAN_EXTENDED_ID ((uint32_t)0x40000000U) |
#define | FDCAN_DATA_FRAME ((uint32_t)0x00000000U) |
#define | FDCAN_REMOTE_FRAME ((uint32_t)0x20000000U) |
#define | FDCAN_DLC_BYTES_0 ((uint32_t)0x00000000U) |
#define | FDCAN_DLC_BYTES_1 ((uint32_t)0x00010000U) |
#define | FDCAN_DLC_BYTES_2 ((uint32_t)0x00020000U) |
#define | FDCAN_DLC_BYTES_3 ((uint32_t)0x00030000U) |
#define | FDCAN_DLC_BYTES_4 ((uint32_t)0x00040000U) |
#define | FDCAN_DLC_BYTES_5 ((uint32_t)0x00050000U) |
#define | FDCAN_DLC_BYTES_6 ((uint32_t)0x00060000U) |
#define | FDCAN_DLC_BYTES_7 ((uint32_t)0x00070000U) |
#define | FDCAN_DLC_BYTES_8 ((uint32_t)0x00080000U) |
#define | FDCAN_DLC_BYTES_12 ((uint32_t)0x00090000U) |
#define | FDCAN_DLC_BYTES_16 ((uint32_t)0x000A0000U) |
#define | FDCAN_DLC_BYTES_20 ((uint32_t)0x000B0000U) |
#define | FDCAN_DLC_BYTES_24 ((uint32_t)0x000C0000U) |
#define | FDCAN_DLC_BYTES_32 ((uint32_t)0x000D0000U) |
#define | FDCAN_DLC_BYTES_48 ((uint32_t)0x000E0000U) |
#define | FDCAN_DLC_BYTES_64 ((uint32_t)0x000F0000U) |
#define | FDCAN_ESI_ACTIVE ((uint32_t)0x00000000U) |
#define | FDCAN_ESI_PASSIVE ((uint32_t)0x80000000U) |
#define | FDCAN_BRS_OFF ((uint32_t)0x00000000U) |
#define | FDCAN_BRS_ON ((uint32_t)0x00100000U) |
#define | FDCAN_CLASSIC_CAN ((uint32_t)0x00000000U) |
#define | FDCAN_FD_CAN ((uint32_t)0x00200000U) |
#define | FDCAN_NO_TX_EVENTS ((uint32_t)0x00000000U) |
#define | FDCAN_STORE_TX_EVENTS ((uint32_t)0x00800000U) |
#define | FDCAN_FILTER_RANGE ((uint32_t)0x00000000U) |
#define | FDCAN_FILTER_DUAL ((uint32_t)0x00000001U) |
#define | FDCAN_FILTER_MASK ((uint32_t)0x00000002U) |
#define | FDCAN_FILTER_RANGE_NO_EIDM ((uint32_t)0x00000003U) |
#define | FDCAN_FILTER_DISABLE ((uint32_t)0x00000000U) |
#define | FDCAN_FILTER_TO_RXFIFO0 ((uint32_t)0x00000001U) |
#define | FDCAN_FILTER_TO_RXFIFO1 ((uint32_t)0x00000002U) |
#define | FDCAN_FILTER_REJECT ((uint32_t)0x00000003U) |
#define | FDCAN_FILTER_HP ((uint32_t)0x00000004U) |
#define | FDCAN_FILTER_TO_RXFIFO0_HP ((uint32_t)0x00000005U) |
#define | FDCAN_FILTER_TO_RXFIFO1_HP ((uint32_t)0x00000006U) |
#define | FDCAN_FILTER_TO_RXBUFFER ((uint32_t)0x00000007U) |
#define | FDCAN_TX_BUFFER0 ((uint32_t)0x00000001U) |
#define | FDCAN_TX_BUFFER1 ((uint32_t)0x00000002U) |
#define | FDCAN_TX_BUFFER2 ((uint32_t)0x00000004U) |
#define | FDCAN_TX_BUFFER3 ((uint32_t)0x00000008U) |
#define | FDCAN_TX_BUFFER4 ((uint32_t)0x00000010U) |
#define | FDCAN_TX_BUFFER5 ((uint32_t)0x00000020U) |
#define | FDCAN_TX_BUFFER6 ((uint32_t)0x00000040U) |
#define | FDCAN_TX_BUFFER7 ((uint32_t)0x00000080U) |
#define | FDCAN_TX_BUFFER8 ((uint32_t)0x00000100U) |
#define | FDCAN_TX_BUFFER9 ((uint32_t)0x00000200U) |
#define | FDCAN_TX_BUFFER10 ((uint32_t)0x00000400U) |
#define | FDCAN_TX_BUFFER11 ((uint32_t)0x00000800U) |
#define | FDCAN_TX_BUFFER12 ((uint32_t)0x00001000U) |
#define | FDCAN_TX_BUFFER13 ((uint32_t)0x00002000U) |
#define | FDCAN_TX_BUFFER14 ((uint32_t)0x00004000U) |
#define | FDCAN_TX_BUFFER15 ((uint32_t)0x00008000U) |
#define | FDCAN_TX_BUFFER16 ((uint32_t)0x00010000U) |
#define | FDCAN_TX_BUFFER17 ((uint32_t)0x00020000U) |
#define | FDCAN_TX_BUFFER18 ((uint32_t)0x00040000U) |
#define | FDCAN_TX_BUFFER19 ((uint32_t)0x00080000U) |
#define | FDCAN_TX_BUFFER20 ((uint32_t)0x00100000U) |
#define | FDCAN_TX_BUFFER21 ((uint32_t)0x00200000U) |
#define | FDCAN_TX_BUFFER22 ((uint32_t)0x00400000U) |
#define | FDCAN_TX_BUFFER23 ((uint32_t)0x00800000U) |
#define | FDCAN_TX_BUFFER24 ((uint32_t)0x01000000U) |
#define | FDCAN_TX_BUFFER25 ((uint32_t)0x02000000U) |
#define | FDCAN_TX_BUFFER26 ((uint32_t)0x04000000U) |
#define | FDCAN_TX_BUFFER27 ((uint32_t)0x08000000U) |
#define | FDCAN_TX_BUFFER28 ((uint32_t)0x10000000U) |
#define | FDCAN_TX_BUFFER29 ((uint32_t)0x20000000U) |
#define | FDCAN_TX_BUFFER30 ((uint32_t)0x40000000U) |
#define | FDCAN_TX_BUFFER31 ((uint32_t)0x80000000U) |
#define | FDCAN_RX_FIFO0 ((uint32_t)0x00000040U) |
#define | FDCAN_RX_FIFO1 ((uint32_t)0x00000041U) |
#define | FDCAN_RX_BUFFER0 ((uint32_t)0x00000000U) |
#define | FDCAN_RX_BUFFER1 ((uint32_t)0x00000001U) |
#define | FDCAN_RX_BUFFER2 ((uint32_t)0x00000002U) |
#define | FDCAN_RX_BUFFER3 ((uint32_t)0x00000003U) |
#define | FDCAN_RX_BUFFER4 ((uint32_t)0x00000004U) |
#define | FDCAN_RX_BUFFER5 ((uint32_t)0x00000005U) |
#define | FDCAN_RX_BUFFER6 ((uint32_t)0x00000006U) |
#define | FDCAN_RX_BUFFER7 ((uint32_t)0x00000007U) |
#define | FDCAN_RX_BUFFER8 ((uint32_t)0x00000008U) |
#define | FDCAN_RX_BUFFER9 ((uint32_t)0x00000009U) |
#define | FDCAN_RX_BUFFER10 ((uint32_t)0x0000000AU) |
#define | FDCAN_RX_BUFFER11 ((uint32_t)0x0000000BU) |
#define | FDCAN_RX_BUFFER12 ((uint32_t)0x0000000CU) |
#define | FDCAN_RX_BUFFER13 ((uint32_t)0x0000000DU) |
#define | FDCAN_RX_BUFFER14 ((uint32_t)0x0000000EU) |
#define | FDCAN_RX_BUFFER15 ((uint32_t)0x0000000FU) |
#define | FDCAN_RX_BUFFER16 ((uint32_t)0x00000010U) |
#define | FDCAN_RX_BUFFER17 ((uint32_t)0x00000011U) |
#define | FDCAN_RX_BUFFER18 ((uint32_t)0x00000012U) |
#define | FDCAN_RX_BUFFER19 ((uint32_t)0x00000013U) |
#define | FDCAN_RX_BUFFER20 ((uint32_t)0x00000014U) |
#define | FDCAN_RX_BUFFER21 ((uint32_t)0x00000015U) |
#define | FDCAN_RX_BUFFER22 ((uint32_t)0x00000016U) |
#define | FDCAN_RX_BUFFER23 ((uint32_t)0x00000017U) |
#define | FDCAN_RX_BUFFER24 ((uint32_t)0x00000018U) |
#define | FDCAN_RX_BUFFER25 ((uint32_t)0x00000019U) |
#define | FDCAN_RX_BUFFER26 ((uint32_t)0x0000001AU) |
#define | FDCAN_RX_BUFFER27 ((uint32_t)0x0000001BU) |
#define | FDCAN_RX_BUFFER28 ((uint32_t)0x0000001CU) |
#define | FDCAN_RX_BUFFER29 ((uint32_t)0x0000001DU) |
#define | FDCAN_RX_BUFFER30 ((uint32_t)0x0000001EU) |
#define | FDCAN_RX_BUFFER31 ((uint32_t)0x0000001FU) |
#define | FDCAN_RX_BUFFER32 ((uint32_t)0x00000020U) |
#define | FDCAN_RX_BUFFER33 ((uint32_t)0x00000021U) |
#define | FDCAN_RX_BUFFER34 ((uint32_t)0x00000022U) |
#define | FDCAN_RX_BUFFER35 ((uint32_t)0x00000023U) |
#define | FDCAN_RX_BUFFER36 ((uint32_t)0x00000024U) |
#define | FDCAN_RX_BUFFER37 ((uint32_t)0x00000025U) |
#define | FDCAN_RX_BUFFER38 ((uint32_t)0x00000026U) |
#define | FDCAN_RX_BUFFER39 ((uint32_t)0x00000027U) |
#define | FDCAN_RX_BUFFER40 ((uint32_t)0x00000028U) |
#define | FDCAN_RX_BUFFER41 ((uint32_t)0x00000029U) |
#define | FDCAN_RX_BUFFER42 ((uint32_t)0x0000002AU) |
#define | FDCAN_RX_BUFFER43 ((uint32_t)0x0000002BU) |
#define | FDCAN_RX_BUFFER44 ((uint32_t)0x0000002CU) |
#define | FDCAN_RX_BUFFER45 ((uint32_t)0x0000002DU) |
#define | FDCAN_RX_BUFFER46 ((uint32_t)0x0000002EU) |
#define | FDCAN_RX_BUFFER47 ((uint32_t)0x0000002FU) |
#define | FDCAN_RX_BUFFER48 ((uint32_t)0x00000030U) |
#define | FDCAN_RX_BUFFER49 ((uint32_t)0x00000031U) |
#define | FDCAN_RX_BUFFER50 ((uint32_t)0x00000032U) |
#define | FDCAN_RX_BUFFER51 ((uint32_t)0x00000033U) |
#define | FDCAN_RX_BUFFER52 ((uint32_t)0x00000034U) |
#define | FDCAN_RX_BUFFER53 ((uint32_t)0x00000035U) |
#define | FDCAN_RX_BUFFER54 ((uint32_t)0x00000036U) |
#define | FDCAN_RX_BUFFER55 ((uint32_t)0x00000037U) |
#define | FDCAN_RX_BUFFER56 ((uint32_t)0x00000038U) |
#define | FDCAN_RX_BUFFER57 ((uint32_t)0x00000039U) |
#define | FDCAN_RX_BUFFER58 ((uint32_t)0x0000003AU) |
#define | FDCAN_RX_BUFFER59 ((uint32_t)0x0000003BU) |
#define | FDCAN_RX_BUFFER60 ((uint32_t)0x0000003CU) |
#define | FDCAN_RX_BUFFER61 ((uint32_t)0x0000003DU) |
#define | FDCAN_RX_BUFFER62 ((uint32_t)0x0000003EU) |
#define | FDCAN_RX_BUFFER63 ((uint32_t)0x0000003FU) |
#define | FDCAN_TX_EVENT ((uint32_t)0x00400000U) |
#define | FDCAN_TX_IN_SPITE_OF_ABORT ((uint32_t)0x00800000U) |
#define | FDCAN_HP_STORAGE_NO_FIFO ((uint32_t)0x00000000U) |
#define | FDCAN_HP_STORAGE_MSG_LOST ((uint32_t)0x00000040U) |
#define | FDCAN_HP_STORAGE_RXFIFO0 ((uint32_t)0x00000080U) |
#define | FDCAN_HP_STORAGE_RXFIFO1 ((uint32_t)0x000000C0U) |
#define | FDCAN_PROTOCOL_ERROR_NONE ((uint32_t)0x00000000U) |
#define | FDCAN_PROTOCOL_ERROR_STUFF ((uint32_t)0x00000001U) |
#define | FDCAN_PROTOCOL_ERROR_FORM ((uint32_t)0x00000002U) |
#define | FDCAN_PROTOCOL_ERROR_ACK ((uint32_t)0x00000003U) |
#define | FDCAN_PROTOCOL_ERROR_BIT1 ((uint32_t)0x00000004U) |
#define | FDCAN_PROTOCOL_ERROR_BIT0 ((uint32_t)0x00000005U) |
#define | FDCAN_PROTOCOL_ERROR_CRC ((uint32_t)0x00000006U) |
#define | FDCAN_PROTOCOL_ERROR_NO_CHANGE ((uint32_t)0x00000007U) |
#define | FDCAN_COM_STATE_SYNC ((uint32_t)0x00000000U) |
#define | FDCAN_COM_STATE_IDLE ((uint32_t)0x00000008U) |
#define | FDCAN_COM_STATE_RX ((uint32_t)0x00000010U) |
#define | FDCAN_COM_STATE_TX ((uint32_t)0x00000018U) |
#define | FDCAN_CFG_TX_EVENT_FIFO ((uint32_t)0x00000000U) |
#define | FDCAN_CFG_RX_FIFO0 ((uint32_t)0x00000001U) |
#define | FDCAN_CFG_RX_FIFO1 ((uint32_t)0x00000002U) |
#define | FDCAN_RX_FIFO_BLOCKING ((uint32_t)0x00000000U) |
#define | FDCAN_RX_FIFO_OVERWRITE ((uint32_t)0x80000000U) |
#define | FDCAN_ACCEPT_IN_RX_FIFO0 ((uint32_t)0x00000000U) |
#define | FDCAN_ACCEPT_IN_RX_FIFO1 ((uint32_t)0x00000001U) |
#define | FDCAN_REJECT ((uint32_t)0x00000002U) |
#define | FDCAN_FILTER_REMOTE ((uint32_t)0x00000000U) |
#define | FDCAN_REJECT_REMOTE ((uint32_t)0x00000001U) |
#define | FDCAN_INTERRUPT_LINE0 ((uint32_t)0x00000001U) |
#define | FDCAN_INTERRUPT_LINE1 ((uint32_t)0x00000002U) |
#define | FDCAN_TIMESTAMP_INTERNAL ((uint32_t)0x00000001U) |
#define | FDCAN_TIMESTAMP_EXTERNAL ((uint32_t)0x00000002U) |
#define | FDCAN_TIMESTAMP_PRESC_1 ((uint32_t)0x00000000U) |
#define | FDCAN_TIMESTAMP_PRESC_2 ((uint32_t)0x00010000U) |
#define | FDCAN_TIMESTAMP_PRESC_3 ((uint32_t)0x00020000U) |
#define | FDCAN_TIMESTAMP_PRESC_4 ((uint32_t)0x00030000U) |
#define | FDCAN_TIMESTAMP_PRESC_5 ((uint32_t)0x00040000U) |
#define | FDCAN_TIMESTAMP_PRESC_6 ((uint32_t)0x00050000U) |
#define | FDCAN_TIMESTAMP_PRESC_7 ((uint32_t)0x00060000U) |
#define | FDCAN_TIMESTAMP_PRESC_8 ((uint32_t)0x00070000U) |
#define | FDCAN_TIMESTAMP_PRESC_9 ((uint32_t)0x00080000U) |
#define | FDCAN_TIMESTAMP_PRESC_10 ((uint32_t)0x00090000U) |
#define | FDCAN_TIMESTAMP_PRESC_11 ((uint32_t)0x000A0000U) |
#define | FDCAN_TIMESTAMP_PRESC_12 ((uint32_t)0x000B0000U) |
#define | FDCAN_TIMESTAMP_PRESC_13 ((uint32_t)0x000C0000U) |
#define | FDCAN_TIMESTAMP_PRESC_14 ((uint32_t)0x000D0000U) |
#define | FDCAN_TIMESTAMP_PRESC_15 ((uint32_t)0x000E0000U) |
#define | FDCAN_TIMESTAMP_PRESC_16 ((uint32_t)0x000F0000U) |
#define | FDCAN_TIMEOUT_CONTINUOUS ((uint32_t)0x00000000U) |
#define | FDCAN_TIMEOUT_TX_EVENT_FIFO ((uint32_t)0x00000002U) |
#define | FDCAN_TIMEOUT_RX_FIFO0 ((uint32_t)0x00000004U) |
#define | FDCAN_TIMEOUT_RX_FIFO1 ((uint32_t)0x00000006U) |
#define | FDCAN_TT_REF_MESSAGE_NO_PAYLOAD ((uint32_t)0x00000000U) |
#define | FDCAN_TT_REF_MESSAGE_ADD_PAYLOAD ((uint32_t)FDCAN_TTRMC_RMPS) |
#define | FDCAN_TT_REPEAT_EVERY_CYCLE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_REPEAT_EVERY_2ND_CYCLE ((uint32_t)0x00000002U) |
#define | FDCAN_TT_REPEAT_EVERY_4TH_CYCLE ((uint32_t)0x00000004U) |
#define | FDCAN_TT_REPEAT_EVERY_8TH_CYCLE ((uint32_t)0x00000008U) |
#define | FDCAN_TT_REPEAT_EVERY_16TH_CYCLE ((uint32_t)0x00000010U) |
#define | FDCAN_TT_REPEAT_EVERY_32ND_CYCLE ((uint32_t)0x00000020U) |
#define | FDCAN_TT_REPEAT_EVERY_64TH_CYCLE ((uint32_t)0x00000040U) |
#define | FDCAN_TT_TX_REF_TRIGGER ((uint32_t)0x00000000U) |
#define | FDCAN_TT_TX_REF_TRIGGER_GAP ((uint32_t)0x00000001U) |
#define | FDCAN_TT_TX_TRIGGER_SINGLE ((uint32_t)0x00000002U) |
#define | FDCAN_TT_TX_TRIGGER_CONTINUOUS ((uint32_t)0x00000003U) |
#define | FDCAN_TT_TX_TRIGGER_ARBITRATION ((uint32_t)0x00000004U) |
#define | FDCAN_TT_TX_TRIGGER_MERGED ((uint32_t)0x00000005U) |
#define | FDCAN_TT_WATCH_TRIGGER ((uint32_t)0x00000006U) |
#define | FDCAN_TT_WATCH_TRIGGER_GAP ((uint32_t)0x00000007U) |
#define | FDCAN_TT_RX_TRIGGER ((uint32_t)0x00000008U) |
#define | FDCAN_TT_TIME_BASE_TRIGGER ((uint32_t)0x00000009U) |
#define | FDCAN_TT_END_OF_LIST ((uint32_t)0x0000000AU) |
#define | FDCAN_TT_TM_NO_INTERNAL_EVENT ((uint32_t)0x00000000U) |
#define | FDCAN_TT_TM_GEN_INTERNAL_EVENT ((uint32_t)0x00000020U) |
#define | FDCAN_TT_TM_NO_EXTERNAL_EVENT ((uint32_t)0x00000000U) |
#define | FDCAN_TT_TM_GEN_EXTERNAL_EVENT ((uint32_t)0x00000010U) |
#define | FDCAN_TT_COMMUNICATION_LEVEL1 ((uint32_t)0x00000001U) |
#define | FDCAN_TT_COMMUNICATION_LEVEL2 ((uint32_t)0x00000002U) |
#define | FDCAN_TT_COMMUNICATION_LEVEL0 ((uint32_t)0x00000003U) |
#define | FDCAN_STRICTLY_TT_OPERATION ((uint32_t)0x00000000U) |
#define | FDCAN_EXT_EVT_SYNC_TT_OPERATION ((uint32_t)FDCAN_TTOCF_GEN) |
#define | FDCAN_TT_SLAVE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_POTENTIAL_MASTER ((uint32_t)FDCAN_TTOCF_TM) |
#define | FDCAN_TT_EXT_CLK_SYNC_DISABLE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_EXT_CLK_SYNC_ENABLE ((uint32_t)FDCAN_TTOCF_EECS) |
#define | FDCAN_TT_GLOB_TIME_FILT_DISABLE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_GLOB_TIME_FILT_ENABLE ((uint32_t)FDCAN_TTOCF_EGTF) |
#define | FDCAN_TT_AUTO_CLK_CALIB_DISABLE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_AUTO_CLK_CALIB_ENABLE ((uint32_t)FDCAN_TTOCF_ECC) |
#define | FDCAN_TT_EVT_TRIG_POL_RISING ((uint32_t)0x00000000U) |
#define | FDCAN_TT_EVT_TRIG_POL_FALLING ((uint32_t)FDCAN_TTOCF_EVTP) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_1 ((uint32_t)0x00000000U) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_2 ((uint32_t)0x00000001U) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_4 ((uint32_t)0x00000003U) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_8 ((uint32_t)0x00000007U) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_16 ((uint32_t)0x0000000FU) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_32 ((uint32_t)0x0000001FU) |
#define | FDCAN_TT_CYCLES_PER_MATRIX_64 ((uint32_t)0x0000003FU) |
#define | FDCAN_TT_NO_SYNC_PULSE ((uint32_t)0x00000000U) |
#define | FDCAN_TT_SYNC_BASIC_CYCLE_START ((uint32_t)0x00000040U) |
#define | FDCAN_TT_SYNC_MATRIX_START ((uint32_t)0x00000080U) |
#define | FDCAN_TT_STOP_WATCH_TRIGGER_0 ((uint32_t)0x00000000U) |
#define | FDCAN_TT_STOP_WATCH_TRIGGER_1 ((uint32_t)0x00000001U) |
#define | FDCAN_TT_STOP_WATCH_TRIGGER_2 ((uint32_t)0x00000002U) |
#define | FDCAN_TT_STOP_WATCH_TRIGGER_3 ((uint32_t)0x00000003U) |
#define | FDCAN_TT_EVENT_TRIGGER_0 ((uint32_t)0x00000000U) |
#define | FDCAN_TT_EVENT_TRIGGER_1 ((uint32_t)0x00000010U) |
#define | FDCAN_TT_EVENT_TRIGGER_2 ((uint32_t)0x00000020U) |
#define | FDCAN_TT_EVENT_TRIGGER_3 ((uint32_t)0x00000030U) |
#define | FDCAN_TT_STOP_WATCH_DISABLED ((uint32_t)0x00000000U) |
#define | FDCAN_TT_STOP_WATCH_CYCLE_TIME ((uint32_t)0x00000008U) |
#define | FDCAN_TT_STOP_WATCH_LOCAL_TIME ((uint32_t)0x00000010U) |
#define | FDCAN_TT_STOP_WATCH_GLOBAL_TIME ((uint32_t)0x00000018U) |
#define | FDCAN_TT_STOP_WATCH_RISING ((uint32_t)0x00000000U) |
#define | FDCAN_TT_STOP_WATCH_FALLING ((uint32_t)0x00000004U) |
#define | FDCAN_TT_REG_TIMEMARK_DIABLED ((uint32_t)0x00000000U) |
#define | FDCAN_TT_REG_TIMEMARK_CYC_TIME ((uint32_t)0x00000040U) |
#define | FDCAN_TT_REG_TIMEMARK_LOC_TIME ((uint32_t)0x00000080U) |
#define | FDCAN_TT_REG_TIMEMARK_GLO_TIME ((uint32_t)0x000000C0U) |
#define | FDCAN_TT_NO_ERROR ((uint32_t)0x00000000U) |
#define | FDCAN_TT_WARNING ((uint32_t)0x00000001U) |
#define | FDCAN_TT_ERROR ((uint32_t)0x00000002U) |
#define | FDCAN_TT_SEVERE_ERROR ((uint32_t)0x00000003U) |
#define | FDCAN_TT_MASTER_OFF ((uint32_t)0x00000000U) |
#define | FDCAN_TT_TIME_SLAVE ((uint32_t)0x00000004U) |
#define | FDCAN_TT_BACKUP_TIME_MASTER ((uint32_t)0x00000008U) |
#define | FDCAN_TT_CURRENT_TIME_MASTER ((uint32_t)0x0000000CU) |
#define | FDCAN_TT_OUT_OF_SYNC ((uint32_t)0x00000000U) |
#define | FDCAN_TT_SYNCHRONIZING ((uint32_t)0x00000010U) |
#define | FDCAN_TT_IN_GAP ((uint32_t)0x00000020U) |
#define | FDCAN_TT_IN_SCHEDULE ((uint32_t)0x00000030U) |
#define | FDCAN_IR_MASK ((uint32_t)0x3FCFFFFFU) |
#define | CCU_IR_MASK ((uint32_t)0xC0000000U) |
#define | FDCAN_FLAG_TX_COMPLETE FDCAN_IR_TC |
#define | FDCAN_FLAG_TX_ABORT_COMPLETE FDCAN_IR_TCF |
#define | FDCAN_FLAG_TX_FIFO_EMPTY FDCAN_IR_TFE |
#define | FDCAN_FLAG_RX_HIGH_PRIORITY_MSG FDCAN_IR_HPM |
#define | FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE FDCAN_IR_DRX |
#define | FDCAN_FLAG_TX_EVT_FIFO_ELT_LOST FDCAN_IR_TEFL |
#define | FDCAN_FLAG_TX_EVT_FIFO_FULL FDCAN_IR_TEFF |
#define | FDCAN_FLAG_TX_EVT_FIFO_WATERMARK FDCAN_IR_TEFW |
#define | FDCAN_FLAG_TX_EVT_FIFO_NEW_DATA FDCAN_IR_TEFN |
#define | FDCAN_FLAG_RX_FIFO0_MESSAGE_LOST FDCAN_IR_RF0L |
#define | FDCAN_FLAG_RX_FIFO0_FULL FDCAN_IR_RF0F |
#define | FDCAN_FLAG_RX_FIFO0_WATERMARK FDCAN_IR_RF0W |
#define | FDCAN_FLAG_RX_FIFO0_NEW_MESSAGE FDCAN_IR_RF0N |
#define | FDCAN_FLAG_RX_FIFO1_MESSAGE_LOST FDCAN_IR_RF1L |
#define | FDCAN_FLAG_RX_FIFO1_FULL FDCAN_IR_RF1F |
#define | FDCAN_FLAG_RX_FIFO1_WATERMARK FDCAN_IR_RF1W |
#define | FDCAN_FLAG_RX_FIFO1_NEW_MESSAGE FDCAN_IR_RF1N |
#define | FDCAN_FLAG_RAM_ACCESS_FAILURE FDCAN_IR_MRAF |
#define | FDCAN_FLAG_ERROR_LOGGING_OVERFLOW FDCAN_IR_ELO |
#define | FDCAN_FLAG_ERROR_PASSIVE FDCAN_IR_EP |
#define | FDCAN_FLAG_ERROR_WARNING FDCAN_IR_EW |
#define | FDCAN_FLAG_BUS_OFF FDCAN_IR_BO |
#define | FDCAN_FLAG_RAM_WATCHDOG FDCAN_IR_WDI |
#define | FDCAN_FLAG_ARB_PROTOCOL_ERROR FDCAN_IR_PEA |
#define | FDCAN_FLAG_DATA_PROTOCOL_ERROR FDCAN_IR_PED |
#define | FDCAN_FLAG_RESERVED_ADDRESS_ACCESS FDCAN_IR_ARA |
#define | FDCAN_FLAG_TIMESTAMP_WRAPAROUND FDCAN_IR_TSW |
#define | FDCAN_FLAG_TIMEOUT_OCCURRED FDCAN_IR_TOO |
#define | FDCAN_FLAG_CALIB_STATE_CHANGED (FDCANCCU_IR_CSC << 30) |
#define | FDCAN_FLAG_CALIB_WATCHDOG_EVENT (FDCANCCU_IR_CWE << 30) |
#define | FDCAN_IT_TX_COMPLETE FDCAN_IE_TCE |
#define | FDCAN_IT_TX_ABORT_COMPLETE FDCAN_IE_TCFE |
#define | FDCAN_IT_TX_FIFO_EMPTY FDCAN_IE_TFEE |
#define | FDCAN_IT_RX_HIGH_PRIORITY_MSG FDCAN_IE_HPME |
#define | FDCAN_IT_RX_BUFFER_NEW_MESSAGE FDCAN_IE_DRXE |
#define | FDCAN_IT_TIMESTAMP_WRAPAROUND FDCAN_IE_TSWE |
#define | FDCAN_IT_TIMEOUT_OCCURRED FDCAN_IE_TOOE |
#define | FDCAN_IT_CALIB_STATE_CHANGED (FDCANCCU_IE_CSCE << 30) |
#define | FDCAN_IT_CALIB_WATCHDOG_EVENT (FDCANCCU_IE_CWEE << 30) |
#define | FDCAN_IT_TX_EVT_FIFO_ELT_LOST FDCAN_IE_TEFLE |
#define | FDCAN_IT_TX_EVT_FIFO_FULL FDCAN_IE_TEFFE |
#define | FDCAN_IT_TX_EVT_FIFO_WATERMARK FDCAN_IE_TEFWE |
#define | FDCAN_IT_TX_EVT_FIFO_NEW_DATA FDCAN_IE_TEFNE |
#define | FDCAN_IT_RX_FIFO0_MESSAGE_LOST FDCAN_IE_RF0LE |
#define | FDCAN_IT_RX_FIFO0_FULL FDCAN_IE_RF0FE |
#define | FDCAN_IT_RX_FIFO0_WATERMARK FDCAN_IE_RF0WE |
#define | FDCAN_IT_RX_FIFO0_NEW_MESSAGE FDCAN_IE_RF0NE |
#define | FDCAN_IT_RX_FIFO1_MESSAGE_LOST FDCAN_IE_RF1LE |
#define | FDCAN_IT_RX_FIFO1_FULL FDCAN_IE_RF1FE |
#define | FDCAN_IT_RX_FIFO1_WATERMARK FDCAN_IE_RF1WE |
#define | FDCAN_IT_RX_FIFO1_NEW_MESSAGE FDCAN_IE_RF1NE |
#define | FDCAN_IT_RAM_ACCESS_FAILURE FDCAN_IE_MRAFE |
#define | FDCAN_IT_ERROR_LOGGING_OVERFLOW FDCAN_IE_ELOE |
#define | FDCAN_IT_RAM_WATCHDOG FDCAN_IE_WDIE |
#define | FDCAN_IT_ARB_PROTOCOL_ERROR FDCAN_IE_PEAE |
#define | FDCAN_IT_DATA_PROTOCOL_ERROR FDCAN_IE_PEDE |
#define | FDCAN_IT_RESERVED_ADDRESS_ACCESS FDCAN_IE_ARAE |
#define | FDCAN_IT_ERROR_PASSIVE FDCAN_IE_EPE |
#define | FDCAN_IT_ERROR_WARNING FDCAN_IE_EWE |
#define | FDCAN_IT_BUS_OFF FDCAN_IE_BOE |
#define | FDCAN_TT_FLAG_BASIC_CYCLE_START FDCAN_TTIR_SBC |
#define | FDCAN_TT_FLAG_MATRIX_CYCLE_START FDCAN_TTIR_SMC |
#define | FDCAN_TT_FLAG_SYNC_MODE_CHANGE FDCAN_TTIR_CSM |
#define | FDCAN_TT_FLAG_START_OF_GAP FDCAN_TTIR_SOG |
#define | FDCAN_TT_FLAG_REG_TIME_MARK FDCAN_TTIR_RTMI |
#define | FDCAN_TT_FLAG_TRIG_TIME_MARK FDCAN_TTIR_TTMI |
#define | FDCAN_TT_FLAG_STOP_WATCH FDCAN_TTIR_SWE |
#define | FDCAN_TT_FLAG_GLOBAL_TIME_WRAP FDCAN_TTIR_GTW |
#define | FDCAN_TT_FLAG_GLOBAL_TIME_DISC FDCAN_TTIR_GTD |
#define | FDCAN_TT_FLAG_GLOBAL_TIME_ERROR FDCAN_TTIR_GTE |
#define | FDCAN_TT_FLAG_TX_COUNT_UNDERFLOW FDCAN_TTIR_TXU |
#define | FDCAN_TT_FLAG_TX_COUNT_OVERFLOW FDCAN_TTIR_TXO |
#define | FDCAN_TT_FLAG_SCHEDULING_ERROR_1 FDCAN_TTIR_SE1 |
#define | FDCAN_TT_FLAG_SCHEDULING_ERROR_2 FDCAN_TTIR_SE2 |
#define | FDCAN_TT_FLAG_ERROR_LEVEL_CHANGE FDCAN_TTIR_ELC |
#define | FDCAN_TT_FLAG_INIT_WATCH_TRIGGER FDCAN_TTIR_IWT |
#define | FDCAN_TT_FLAG_WATCH_TRIGGER FDCAN_TTIR_WT |
#define | FDCAN_TT_FLAG_APPLICATION_WATCHDOG FDCAN_TTIR_AW |
#define | FDCAN_TT_FLAG_CONFIG_ERROR FDCAN_TTIR_CER |
#define | FDCAN_TT_IT_BASIC_CYCLE_START FDCAN_TTIE_SBCE |
#define | FDCAN_TT_IT_MATRIX_CYCLE_START FDCAN_TTIE_SMCE |
#define | FDCAN_TT_IT_SYNC_MODE_CHANGE FDCAN_TTIE_CSME |
#define | FDCAN_TT_IT_START_OF_GAP FDCAN_TTIE_SOGE |
#define | FDCAN_TT_IT_REG_TIME_MARK FDCAN_TTIE_RTMIE |
#define | FDCAN_TT_IT_TRIG_TIME_MARK FDCAN_TTIE_TTMIE |
#define | FDCAN_TT_IT_STOP_WATCH FDCAN_TTIE_SWEE |
#define | FDCAN_TT_IT_GLOBAL_TIME_WRAP FDCAN_TTIE_GTWE |
#define | FDCAN_TT_IT_GLOBAL_TIME_DISC FDCAN_TTIE_GTDE |
#define | FDCAN_TT_IT_GLOBAL_TIME_ERROR FDCAN_TTIE_GTEE |
#define | FDCAN_TT_IT_TX_COUNT_UNDERFLOW FDCAN_TTIE_TXUE |
#define | FDCAN_TT_IT_TX_COUNT_OVERFLOW FDCAN_TTIE_TXOE |
#define | FDCAN_TT_IT_SCHEDULING_ERROR_1 FDCAN_TTIE_SE1E |
#define | FDCAN_TT_IT_SCHEDULING_ERROR_2 FDCAN_TTIE_SE2E |
#define | FDCAN_TT_IT_ERROR_LEVEL_CHANGE FDCAN_TTIE_ELCE |
#define | FDCAN_TT_IT_INIT_WATCH_TRIGGER FDCAN_TTIE_IWTE |
#define | FDCAN_TT_IT_WATCH_TRIGGER FDCAN_TTIE_WTE |
#define | FDCAN_TT_IT_APPLICATION_WATCHDOG FDCAN_TTIE_AWE |
#define | FDCAN_TT_IT_CONFIG_ERROR FDCAN_TTIE_CERE |
#define | __HAL_FDCAN_RESET_HANDLE_STATE(__HANDLE__) |
Reset FDCAN handle state. | |
#define | __HAL_FDCAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) |
Enable the specified FDCAN interrupts. | |
#define | __HAL_FDCAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) |
Disable the specified FDCAN interrupts. | |
#define | __HAL_FDCAN_GET_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) < FDCAN_IT_CALIB_WATCHDOG_EVENT) ? ((__HANDLE__)->Instance->IR & (__INTERRUPT__)) : ((FDCAN_CCU->IR << 30) & (__INTERRUPT__))) |
Check whether the specified FDCAN interrupt is set or not. | |
#define | __HAL_FDCAN_CLEAR_IT(__HANDLE__, __INTERRUPT__) |
Clear the specified FDCAN interrupts. | |
#define | __HAL_FDCAN_GET_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) < FDCAN_FLAG_CALIB_WATCHDOG_EVENT) ? ((__HANDLE__)->Instance->IR & (__FLAG__)) : ((FDCAN_CCU->IR << 30) & (__FLAG__))) |
Check whether the specified FDCAN flag is set or not. | |
#define | __HAL_FDCAN_CLEAR_FLAG(__HANDLE__, __FLAG__) |
Clear the specified FDCAN flags. | |
#define | __HAL_FDCAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) < FDCAN_IT_CALIB_WATCHDOG_EVENT) ? ((__HANDLE__)->Instance->IE & (__INTERRUPT__)) : ((FDCAN_CCU->IE << 30) & (__INTERRUPT__))) |
Check if the specified FDCAN interrupt source is enabled or disabled. | |
#define | __HAL_FDCAN_TT_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->ttcan->TTIE) |= (__INTERRUPT__)) |
Enable the specified FDCAN TT interrupts. | |
#define | __HAL_FDCAN_TT_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->ttcan->TTIE) &= ~(__INTERRUPT__)) |
Disable the specified FDCAN TT interrupts. | |
#define | __HAL_FDCAN_TT_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->ttcan->TTIR) & (__INTERRUPT__)) |
Check whether the specified FDCAN TT interrupt is set or not. | |
#define | __HAL_FDCAN_TT_CLEAR_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->ttcan->TTIR) = (__INTERRUPT__)) |
Clear the specified FDCAN TT interrupts. | |
#define | __HAL_FDCAN_TT_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->ttcan->TTIR) & (__FLAG__)) |
Check whether the specified FDCAN TT flag is set or not. | |
#define | __HAL_FDCAN_TT_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->ttcan->TTIR) = (__FLAG__)) |
Clear the specified FDCAN TT flags. | |
#define | __HAL_FDCAN_TT_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->ttcan->TTIE) & (__INTERRUPT__)) |
Check if the specified FDCAN TT interrupt source is enabled or disabled. | |
#define | IS_FDCAN_FRAME_FORMAT(FORMAT) |
#define | IS_FDCAN_MODE(MODE) |
#define | IS_FDCAN_CLOCK_CALIBRATION(CALIBRATION) |
#define | IS_FDCAN_CKDIV(CKDIV) |
#define | IS_FDCAN_NOMINAL_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 512U)) |
#define | IS_FDCAN_NOMINAL_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 128U)) |
#define | IS_FDCAN_NOMINAL_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 256U)) |
#define | IS_FDCAN_NOMINAL_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 128U)) |
#define | IS_FDCAN_DATA_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 32U)) |
#define | IS_FDCAN_DATA_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 16U)) |
#define | IS_FDCAN_DATA_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 32U)) |
#define | IS_FDCAN_DATA_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 16U)) |
#define | IS_FDCAN_MAX_VALUE(VALUE, MAX) ((VALUE) <= (MAX)) |
#define | IS_FDCAN_MIN_VALUE(VALUE, MIN) ((VALUE) >= (MIN)) |
#define | IS_FDCAN_DATA_SIZE(SIZE) |
#define | IS_FDCAN_TX_FIFO_QUEUE_MODE(MODE) |
#define | IS_FDCAN_ID_TYPE(ID_TYPE) |
#define | IS_FDCAN_FILTER_CFG(CONFIG) |
#define | IS_FDCAN_TX_LOCATION(LOCATION) |
#define | IS_FDCAN_RX_FIFO(FIFO) |
#define | IS_FDCAN_RX_FIFO_MODE(MODE) |
#define | IS_FDCAN_STD_FILTER_TYPE(TYPE) |
#define | IS_FDCAN_EXT_FILTER_TYPE(TYPE) |
#define | IS_FDCAN_FRAME_TYPE(TYPE) |
#define | IS_FDCAN_DLC(DLC) |
#define | IS_FDCAN_ESI(ESI) |
#define | IS_FDCAN_BRS(BRS) |
#define | IS_FDCAN_FDF(FDF) |
#define | IS_FDCAN_EFC(EFC) |
#define | IS_FDCAN_IT(IT) (((IT) & ~(FDCAN_IR_MASK | CCU_IR_MASK)) == 0U) |
#define | IS_FDCAN_TT_IT(IT) (((IT) & 0xFFF80000U) == 0U) |
#define | IS_FDCAN_FIFO_WATERMARK(FIFO) |
#define | IS_FDCAN_NON_MATCHING(DESTINATION) |
#define | IS_FDCAN_REJECT_REMOTE(DESTINATION) |
#define | IS_FDCAN_IT_LINE(IT_LINE) |
#define | IS_FDCAN_TIMESTAMP(OPERATION) |
#define | IS_FDCAN_TIMESTAMP_PRESCALER(PRESCALER) |
#define | IS_FDCAN_TIMEOUT(OPERATION) |
#define | IS_FDCAN_CALIBRATION_FIELD_LENGTH(LENGTH) |
#define | IS_FDCAN_CALIBRATION_COUNTER(COUNTER) |
#define | IS_FDCAN_TT_REFERENCE_MESSAGE_PAYLOAD(PAYLOAD) |
#define | IS_FDCAN_TT_REPEAT_FACTOR(FACTOR) |
#define | IS_FDCAN_TT_TRIGGER_TYPE(TYPE) |
#define | IS_FDCAN_TT_TM_EVENT_INTERNAL(EVENT) |
#define | IS_FDCAN_TT_TM_EVENT_EXTERNAL(EVENT) |
#define | IS_FDCAN_OPERATION_MODE(MODE) |
#define | IS_FDCAN_TT_OPERATION(OPERATION) |
#define | IS_FDCAN_TT_TIME_MASTER(FUNCTION) |
#define | IS_FDCAN_TT_EXTERNAL_CLK_SYNC(SYNC) |
#define | IS_FDCAN_TT_GLOBAL_TIME_FILTERING(FILTERING) |
#define | IS_FDCAN_TT_AUTO_CLK_CALIBRATION(CALIBRATION) |
#define | IS_FDCAN_TT_EVENT_TRIGGER_POLARITY(POLARITY) |
#define | IS_FDCAN_TT_BASIC_CYCLES_NUMBER(NUMBER) |
#define | IS_FDCAN_TT_CYCLE_START_SYNC(SYNC) |
#define | IS_FDCAN_TT_TX_ENABLE_WINDOW(NTU) (((NTU) >= 1U) && ((NTU) <= 16U)) |
#define | IS_FDCAN_TT_TUR_NUMERATOR(NUMERATOR) (((NUMERATOR) >= 0x10000U) && ((NUMERATOR) <= 0x1FFFFU)) |
#define | IS_FDCAN_TT_TUR_DENOMINATOR(DENOMINATOR) (((DENOMINATOR) >= 0x0001U) && ((DENOMINATOR) <= 0x3FFFU)) |
#define | IS_FDCAN_TT_TUR_LEVEL_1(NC, DC) ((NC) >= (4U * (DC))) |
#define | IS_FDCAN_TT_TUR_LEVEL_0_2(NC, DC) ((NC) >= (8U * (DC))) |
#define | IS_FDCAN_TT_STOP_WATCH_TRIGGER(TRIGGER) |
#define | IS_FDCAN_TT_EVENT_TRIGGER(TRIGGER) |
#define | IS_FDCAN_TT_TIME_PRESET(TIME) (((TIME) <= 0xFFFFU) && ((TIME) != 0x8000U)) |
#define | IS_FDCAN_TT_STOP_WATCH_SOURCE(SOURCE) |
#define | IS_FDCAN_TT_STOP_WATCH_POLARITY(POLARITY) |
#define | IS_FDCAN_TT_REGISTER_TIME_MARK_SOURCE(SOURCE) |
Typedefs | |
typedef struct __FDCAN_HandleTypeDef | FDCAN_HandleTypeDef |
FDCAN handle structure definition. | |
typedef void(* | pFDCAN_CallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan) |
HAL FDCAN Callback pointer definition. | |
typedef void(* | pFDCAN_ClockCalibrationCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs) |
typedef void(* | pFDCAN_TxEventFifoCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs) |
typedef void(* | pFDCAN_RxFifo0CallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) |
typedef void(* | pFDCAN_RxFifo1CallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) |
typedef void(* | pFDCAN_TxBufferCompleteCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes) |
typedef void(* | pFDCAN_TxBufferAbortCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes) |
typedef void(* | pFDCAN_ErrorStatusCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs) |
typedef void(* | pFDCAN_TT_ScheduleSyncCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs) |
typedef void(* | pFDCAN_TT_TimeMarkCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs) |
typedef void(* | pFDCAN_TT_StopWatchCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount) |
typedef void(* | pFDCAN_TT_GlobalTimeCallbackTypeDef )(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs) |
Enumerations | |
enum | HAL_FDCAN_StateTypeDef { HAL_FDCAN_STATE_RESET = 0x00U, HAL_FDCAN_STATE_READY = 0x01U, HAL_FDCAN_STATE_BUSY = 0x02U, HAL_FDCAN_STATE_ERROR = 0x03U } |
HAL State structures definition. More... | |
enum | HAL_FDCAN_CallbackIDTypeDef { HAL_FDCAN_TX_FIFO_EMPTY_CB_ID = 0x00U, HAL_FDCAN_RX_BUFFER_NEW_MSG_CB_ID = 0x01U, HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID = 0x02U, HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID = 0x03U, HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID = 0x04U, HAL_FDCAN_ERROR_CALLBACK_CB_ID = 0x05U, HAL_FDCAN_MSPINIT_CB_ID = 0x06U, HAL_FDCAN_MSPDEINIT_CB_ID = 0x07U } |
HAL FDCAN common Callback ID enumeration definition. More... | |
Functions | |
HAL_StatusTypeDef | HAL_FDCAN_Init (FDCAN_HandleTypeDef *hfdcan) |
Initializes the FDCAN peripheral according to the specified parameters in the FDCAN_InitTypeDef structure. | |
HAL_StatusTypeDef | HAL_FDCAN_DeInit (FDCAN_HandleTypeDef *hfdcan) |
Deinitializes the FDCAN peripheral registers to their default reset values. | |
__weak void | HAL_FDCAN_MspInit (FDCAN_HandleTypeDef *hfdcan) |
Initializes the FDCAN MSP. | |
__weak void | HAL_FDCAN_MspDeInit (FDCAN_HandleTypeDef *hfdcan) |
DeInitializes the FDCAN MSP. | |
HAL_StatusTypeDef | HAL_FDCAN_EnterPowerDownMode (FDCAN_HandleTypeDef *hfdcan) |
Enter FDCAN peripheral in sleep mode. | |
HAL_StatusTypeDef | HAL_FDCAN_ExitPowerDownMode (FDCAN_HandleTypeDef *hfdcan) |
Exit power down mode. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterCallback (FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID, pFDCAN_CallbackTypeDef pCallback) |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterCallback (FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID) |
Unregister a FDCAN CallBack. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterClockCalibrationCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_ClockCalibrationCallbackTypeDef pCallback) |
Register Clock Calibration FDCAN Callback To be used instead of the weak HAL_FDCAN_ClockCalibrationCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterClockCalibrationCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Clock Calibration FDCAN Callback Clock Calibration FDCAN Callback is redirected to the weak HAL_FDCAN_ClockCalibrationCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTxEventFifoCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxEventFifoCallbackTypeDef pCallback) |
Register Tx Event Fifo FDCAN Callback To be used instead of the weak HAL_FDCAN_TxEventFifoCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTxEventFifoCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Tx Event Fifo FDCAN Callback Tx Event Fifo FDCAN Callback is redirected to the weak HAL_FDCAN_TxEventFifoCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterRxFifo0Callback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo0CallbackTypeDef pCallback) |
Register Rx Fifo 0 FDCAN Callback To be used instead of the weak HAL_FDCAN_RxFifo0Callback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterRxFifo0Callback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Rx Fifo 0 FDCAN Callback Rx Fifo 0 FDCAN Callback is redirected to the weak HAL_FDCAN_RxFifo0Callback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterRxFifo1Callback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo1CallbackTypeDef pCallback) |
Register Rx Fifo 1 FDCAN Callback To be used instead of the weak HAL_FDCAN_RxFifo1Callback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterRxFifo1Callback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Rx Fifo 1 FDCAN Callback Rx Fifo 1 FDCAN Callback is redirected to the weak HAL_FDCAN_RxFifo1Callback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTxBufferCompleteCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferCompleteCallbackTypeDef pCallback) |
Register Tx Buffer Complete FDCAN Callback To be used instead of the weak HAL_FDCAN_TxBufferCompleteCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTxBufferCompleteCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Tx Buffer Complete FDCAN Callback Tx Buffer Complete FDCAN Callback is redirected to the weak HAL_FDCAN_TxBufferCompleteCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTxBufferAbortCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferAbortCallbackTypeDef pCallback) |
Register Tx Buffer Abort FDCAN Callback To be used instead of the weak HAL_FDCAN_TxBufferAbortCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTxBufferAbortCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Tx Buffer Abort FDCAN Callback Tx Buffer Abort FDCAN Callback is redirected to the weak HAL_FDCAN_TxBufferAbortCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterErrorStatusCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_ErrorStatusCallbackTypeDef pCallback) |
Register Error Status FDCAN Callback To be used instead of the weak HAL_FDCAN_ErrorStatusCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterErrorStatusCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the Error Status FDCAN Callback Error Status FDCAN Callback is redirected to the weak HAL_FDCAN_ErrorStatusCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTTScheduleSyncCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TT_ScheduleSyncCallbackTypeDef pCallback) |
Register TT Schedule Synchronization FDCAN Callback To be used instead of the weak HAL_FDCAN_TT_ScheduleSyncCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTTScheduleSyncCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the TT Schedule Synchronization FDCAN Callback TT Schedule Synchronization Callback is redirected to the weak HAL_FDCAN_TT_ScheduleSyncCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTTTimeMarkCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TT_TimeMarkCallbackTypeDef pCallback) |
Register TT Time Mark FDCAN Callback To be used instead of the weak HAL_FDCAN_TT_TimeMarkCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTTTimeMarkCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the TT Time Mark FDCAN Callback TT Time Mark Callback is redirected to the weak HAL_FDCAN_TT_TimeMarkCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTTStopWatchCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TT_StopWatchCallbackTypeDef pCallback) |
Register TT Stop Watch FDCAN Callback To be used instead of the weak HAL_FDCAN_TT_StopWatchCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTTStopWatchCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the TT Stop Watch FDCAN Callback TT Stop Watch Callback is redirected to the weak HAL_FDCAN_TT_StopWatchCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_RegisterTTGlobalTimeCallback (FDCAN_HandleTypeDef *hfdcan, pFDCAN_TT_GlobalTimeCallbackTypeDef pCallback) |
Register TT Global Time FDCAN Callback To be used instead of the weak HAL_FDCAN_TT_GlobalTimeCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_UnRegisterTTGlobalTimeCallback (FDCAN_HandleTypeDef *hfdcan) |
UnRegister the TT Global Time FDCAN Callback TT Global Time Callback is redirected to the weak HAL_FDCAN_TT_GlobalTimeCallback() predefined callback. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigClockCalibration (FDCAN_HandleTypeDef *hfdcan, FDCAN_ClkCalUnitTypeDef *sCcuConfig) |
Configure the FDCAN clock calibration unit according to the specified parameters in the FDCAN_ClkCalUnitTypeDef structure. | |
uint32_t | HAL_FDCAN_GetClockCalibrationState (FDCAN_HandleTypeDef *hfdcan) |
Get the clock calibration state. | |
HAL_StatusTypeDef | HAL_FDCAN_ResetClockCalibrationState (FDCAN_HandleTypeDef *hfdcan) |
Reset the clock calibration state. | |
uint32_t | HAL_FDCAN_GetClockCalibrationCounter (FDCAN_HandleTypeDef *hfdcan, uint32_t Counter) |
Get the clock calibration counter value. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigFilter (FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig) |
Configure the FDCAN reception filter according to the specified parameters in the FDCAN_FilterTypeDef structure. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigGlobalFilter (FDCAN_HandleTypeDef *hfdcan, uint32_t NonMatchingStd, uint32_t NonMatchingExt, uint32_t RejectRemoteStd, uint32_t RejectRemoteExt) |
Configure the FDCAN global filter. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigExtendedIdMask (FDCAN_HandleTypeDef *hfdcan, uint32_t Mask) |
Configure the extended ID mask. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigRxFifoOverwrite (FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode) |
Configure the Rx FIFO operation mode. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigFifoWatermark (FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark) |
Configure the FIFO watermark. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigRamWatchdog (FDCAN_HandleTypeDef *hfdcan, uint32_t CounterStartValue) |
Configure the RAM watchdog. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigTimestampCounter (FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler) |
Configure the timestamp counter. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableTimestampCounter (FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation) |
Enable the timestamp counter. | |
HAL_StatusTypeDef | HAL_FDCAN_DisableTimestampCounter (FDCAN_HandleTypeDef *hfdcan) |
Disable the timestamp counter. | |
uint16_t | HAL_FDCAN_GetTimestampCounter (FDCAN_HandleTypeDef *hfdcan) |
Get the timestamp counter value. | |
HAL_StatusTypeDef | HAL_FDCAN_ResetTimestampCounter (FDCAN_HandleTypeDef *hfdcan) |
Reset the timestamp counter to zero. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigTimeoutCounter (FDCAN_HandleTypeDef *hfdcan, uint32_t TimeoutOperation, uint32_t TimeoutPeriod) |
Configure the timeout counter. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableTimeoutCounter (FDCAN_HandleTypeDef *hfdcan) |
Enable the timeout counter. | |
HAL_StatusTypeDef | HAL_FDCAN_DisableTimeoutCounter (FDCAN_HandleTypeDef *hfdcan) |
Disable the timeout counter. | |
uint16_t | HAL_FDCAN_GetTimeoutCounter (FDCAN_HandleTypeDef *hfdcan) |
Get the timeout counter value. | |
HAL_StatusTypeDef | HAL_FDCAN_ResetTimeoutCounter (FDCAN_HandleTypeDef *hfdcan) |
Reset the timeout counter to its start value. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigTxDelayCompensation (FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset, uint32_t TdcFilter) |
Configure the transmitter delay compensation. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableTxDelayCompensation (FDCAN_HandleTypeDef *hfdcan) |
Enable the transmitter delay compensation. | |
HAL_StatusTypeDef | HAL_FDCAN_DisableTxDelayCompensation (FDCAN_HandleTypeDef *hfdcan) |
Disable the transmitter delay compensation. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableISOMode (FDCAN_HandleTypeDef *hfdcan) |
Enable ISO 11898-1 protocol mode. | |
HAL_StatusTypeDef | HAL_FDCAN_DisableISOMode (FDCAN_HandleTypeDef *hfdcan) |
Disable ISO 11898-1 protocol mode. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableEdgeFiltering (FDCAN_HandleTypeDef *hfdcan) |
Enable edge filtering during bus integration. | |
HAL_StatusTypeDef | HAL_FDCAN_DisableEdgeFiltering (FDCAN_HandleTypeDef *hfdcan) |
Disable edge filtering during bus integration. | |
HAL_StatusTypeDef | HAL_FDCAN_Start (FDCAN_HandleTypeDef *hfdcan) |
Start the FDCAN module. | |
HAL_StatusTypeDef | HAL_FDCAN_Stop (FDCAN_HandleTypeDef *hfdcan) |
Stop the FDCAN module and enable access to configuration registers. | |
HAL_StatusTypeDef | HAL_FDCAN_AddMessageToTxFifoQ (FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData) |
Add a message to the Tx FIFO/Queue and activate the corresponding transmission request. | |
HAL_StatusTypeDef | HAL_FDCAN_AddMessageToTxBuffer (FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex) |
Add a message to a dedicated Tx buffer. | |
HAL_StatusTypeDef | HAL_FDCAN_EnableTxBufferRequest (FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex) |
Enable transmission request. | |
uint32_t | HAL_FDCAN_GetLatestTxFifoQRequestBuffer (FDCAN_HandleTypeDef *hfdcan) |
Get Tx buffer index of latest Tx FIFO/Queue request. | |
HAL_StatusTypeDef | HAL_FDCAN_AbortTxRequest (FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex) |
Abort transmission request. | |
HAL_StatusTypeDef | HAL_FDCAN_GetRxMessage (FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData) |
Get an FDCAN frame from the Rx Buffer/FIFO zone into the message RAM. | |
HAL_StatusTypeDef | HAL_FDCAN_GetTxEvent (FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent) |
Get an FDCAN Tx event from the Tx Event FIFO zone into the message RAM. | |
HAL_StatusTypeDef | HAL_FDCAN_GetHighPriorityMessageStatus (FDCAN_HandleTypeDef *hfdcan, FDCAN_HpMsgStatusTypeDef *HpMsgStatus) |
Get high priority message status. | |
HAL_StatusTypeDef | HAL_FDCAN_GetProtocolStatus (FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus) |
Get protocol status. | |
HAL_StatusTypeDef | HAL_FDCAN_GetErrorCounters (FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters) |
Get error counter values. | |
uint32_t | HAL_FDCAN_IsRxBufferMessageAvailable (FDCAN_HandleTypeDef *hfdcan, uint32_t RxBufferIndex) |
Check if a new message is received in the selected Rx buffer. | |
uint32_t | HAL_FDCAN_IsTxBufferMessagePending (FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex) |
Check if a transmission request is pending on the selected Tx buffer. | |
uint32_t | HAL_FDCAN_GetRxFifoFillLevel (FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo) |
Return Rx FIFO fill level. | |
uint32_t | HAL_FDCAN_GetTxFifoFreeLevel (FDCAN_HandleTypeDef *hfdcan) |
Return Tx FIFO free level: number of consecutive free Tx FIFO elements starting from Tx FIFO GetIndex. | |
uint32_t | HAL_FDCAN_IsRestrictedOperationMode (FDCAN_HandleTypeDef *hfdcan) |
Check if the FDCAN peripheral entered Restricted Operation Mode. | |
HAL_StatusTypeDef | HAL_FDCAN_ExitRestrictedOperationMode (FDCAN_HandleTypeDef *hfdcan) |
Exit Restricted Operation Mode. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigOperation (FDCAN_HandleTypeDef *hfdcan, FDCAN_TT_ConfigTypeDef *pTTParams) |
Initialize TT operation parameters. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigReferenceMessage (FDCAN_HandleTypeDef *hfdcan, uint32_t IdType, uint32_t Identifier, uint32_t Payload) |
Configure the reference message. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigTrigger (FDCAN_HandleTypeDef *hfdcan, FDCAN_TriggerTypeDef *sTriggerConfig) |
Configure the FDCAN trigger according to the specified parameters in the FDCAN_TriggerTypeDef structure. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_SetGlobalTime (FDCAN_HandleTypeDef *hfdcan, uint32_t TimePreset) |
Schedule global time adjustment for the next reference message. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_SetClockSynchronization (FDCAN_HandleTypeDef *hfdcan, uint32_t NewTURNumerator) |
Schedule TUR numerator update for the next reference message. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigStopWatch (FDCAN_HandleTypeDef *hfdcan, uint32_t Source, uint32_t Polarity) |
Configure stop watch source and polarity. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigRegisterTimeMark (FDCAN_HandleTypeDef *hfdcan, uint32_t TimeMarkSource, uint32_t TimeMarkValue, uint32_t RepeatFactor, uint32_t StartCycle) |
Configure register time mark pulse generation. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_EnableRegisterTimeMarkPulse (FDCAN_HandleTypeDef *hfdcan) |
Enable register time mark pulse generation. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DisableRegisterTimeMarkPulse (FDCAN_HandleTypeDef *hfdcan) |
Disable register time mark pulse generation. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_EnableTriggerTimeMarkPulse (FDCAN_HandleTypeDef *hfdcan) |
Enable trigger time mark pulse generation. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DisableTriggerTimeMarkPulse (FDCAN_HandleTypeDef *hfdcan) |
Disable trigger time mark pulse generation. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_EnableHardwareGapControl (FDCAN_HandleTypeDef *hfdcan) |
Enable gap control by input pin fdcan1_evt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DisableHardwareGapControl (FDCAN_HandleTypeDef *hfdcan) |
Disable gap control by input pin fdcan1_evt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_EnableTimeMarkGapControl (FDCAN_HandleTypeDef *hfdcan) |
Enable gap control (finish only) by register time mark interrupt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DisableTimeMarkGapControl (FDCAN_HandleTypeDef *hfdcan) |
Disable gap control by register time mark interrupt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_SetNextIsGap (FDCAN_HandleTypeDef *hfdcan) |
Transmit next reference message with Next_is_Gap = "1". | |
HAL_StatusTypeDef | HAL_FDCAN_TT_SetEndOfGap (FDCAN_HandleTypeDef *hfdcan) |
Finish a Gap by requesting start of reference message. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigExternalSyncPhase (FDCAN_HandleTypeDef *hfdcan, uint32_t TargetPhase) |
Configure target phase used for external synchronization by event trigger input pin fdcan1_evt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_EnableExternalSynchronization (FDCAN_HandleTypeDef *hfdcan) |
Synchronize the phase of the FDCAN schedule to an external schedule using event trigger input pin fdcan1_evt. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DisableExternalSynchronization (FDCAN_HandleTypeDef *hfdcan) |
Disable external schedule synchronization. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_GetOperationStatus (FDCAN_HandleTypeDef *hfdcan, FDCAN_TTOperationStatusTypeDef *TTOpStatus) |
Get TT operation status. | |
HAL_StatusTypeDef | HAL_FDCAN_ConfigInterruptLines (FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine) |
Assign interrupts to either Interrupt line 0 or 1. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ConfigInterruptLines (FDCAN_HandleTypeDef *hfdcan, uint32_t TTITList, uint32_t InterruptLine) |
Assign TT interrupts to either Interrupt line 0 or 1. | |
HAL_StatusTypeDef | HAL_FDCAN_ActivateNotification (FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes) |
Enable interrupts. | |
HAL_StatusTypeDef | HAL_FDCAN_DeactivateNotification (FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs) |
Disable interrupts. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_ActivateNotification (FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveTTITs) |
Enable TT interrupts. | |
HAL_StatusTypeDef | HAL_FDCAN_TT_DeactivateNotification (FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveTTITs) |
Disable TT interrupts. | |
void | HAL_FDCAN_IRQHandler (FDCAN_HandleTypeDef *hfdcan) |
Handles FDCAN interrupt request. | |
__weak void | HAL_FDCAN_ClockCalibrationCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs) |
Clock Calibration callback. | |
__weak void | HAL_FDCAN_TxEventFifoCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs) |
Tx Event callback. | |
__weak void | HAL_FDCAN_RxFifo0Callback (FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) |
Rx FIFO 0 callback. | |
__weak void | HAL_FDCAN_RxFifo1Callback (FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) |
Rx FIFO 1 callback. | |
__weak void | HAL_FDCAN_TxFifoEmptyCallback (FDCAN_HandleTypeDef *hfdcan) |
Tx FIFO Empty callback. | |
__weak void | HAL_FDCAN_TxBufferCompleteCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes) |
Transmission Complete callback. | |
__weak void | HAL_FDCAN_TxBufferAbortCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes) |
Transmission Cancellation callback. | |
__weak void | HAL_FDCAN_RxBufferNewMessageCallback (FDCAN_HandleTypeDef *hfdcan) |
Rx Buffer New Message callback. | |
__weak void | HAL_FDCAN_HighPriorityMessageCallback (FDCAN_HandleTypeDef *hfdcan) |
High Priority Message callback. | |
__weak void | HAL_FDCAN_TimestampWraparoundCallback (FDCAN_HandleTypeDef *hfdcan) |
Timestamp Wraparound callback. | |
__weak void | HAL_FDCAN_TimeoutOccurredCallback (FDCAN_HandleTypeDef *hfdcan) |
Timeout Occurred callback. | |
__weak void | HAL_FDCAN_ErrorCallback (FDCAN_HandleTypeDef *hfdcan) |
Error callback. | |
__weak void | HAL_FDCAN_ErrorStatusCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs) |
Error status callback. | |
__weak void | HAL_FDCAN_TT_ScheduleSyncCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs) |
TT Schedule Synchronization callback. | |
__weak void | HAL_FDCAN_TT_TimeMarkCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs) |
TT Time Mark callback. | |
__weak void | HAL_FDCAN_TT_StopWatchCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount) |
TT Stop Watch callback. | |
__weak void | HAL_FDCAN_TT_GlobalTimeCallback (FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs) |
TT Global Time callback. | |
uint32_t | HAL_FDCAN_GetError (FDCAN_HandleTypeDef *hfdcan) |
Return the FDCAN error code. | |
HAL_FDCAN_StateTypeDef | HAL_FDCAN_GetState (FDCAN_HandleTypeDef *hfdcan) |
Return the FDCAN state. |
Header file of FDCAN HAL module.
Copyright (c) 2017 STMicroelectronics. All rights reserved.
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.
Definition in file stm32h7xx_hal_fdcan.h.