STM32F103xB HAL User Manual
|
Defines | |
#define | IS_LL_UTILS_SYSCLK_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB1_DIV(__VALUE__) |
#define | IS_LL_UTILS_APB2_DIV(__VALUE__) |
#define | IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) |
#define | IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1) || ((__VALUE__) == LL_RCC_PREDIV_DIV_2)) |
#define | IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_PLL_OUTPUT_MAX) |
#define | IS_LL_UTILS_HSE_BYPASS(__STATE__) |
#define | IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) |
#define IS_LL_UTILS_APB1_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB1_DIV_1) \ || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ || ((__VALUE__) == LL_RCC_APB1_DIV_16))
Definition at line 77 of file stm32f1xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_APB2_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_APB2_DIV_1) \ || ((__VALUE__) == LL_RCC_APB2_DIV_2) \ || ((__VALUE__) == LL_RCC_APB2_DIV_4) \ || ((__VALUE__) == LL_RCC_APB2_DIV_8) \ || ((__VALUE__) == LL_RCC_APB2_DIV_16))
Definition at line 83 of file stm32f1xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().
#define IS_LL_UTILS_HSE_BYPASS | ( | __STATE__ | ) |
(((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
Definition at line 153 of file stm32f1xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE().
#define IS_LL_UTILS_HSE_FREQUENCY | ( | __FREQUENCY__ | ) | (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) |
Definition at line 156 of file stm32f1xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE().
#define IS_LL_UTILS_PLL_FREQUENCY | ( | __VALUE__ | ) | ((__VALUE__) <= UTILS_PLL_OUTPUT_MAX) |
Definition at line 128 of file stm32f1xx_ll_utils.c.
Referenced by UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_PLLMUL_VALUE | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_PLL_MUL_2) \ || ((__VALUE__) == LL_RCC_PLL_MUL_3) \ || ((__VALUE__) == LL_RCC_PLL_MUL_4) \ || ((__VALUE__) == LL_RCC_PLL_MUL_5) \ || ((__VALUE__) == LL_RCC_PLL_MUL_6) \ || ((__VALUE__) == LL_RCC_PLL_MUL_7) \ || ((__VALUE__) == LL_RCC_PLL_MUL_8) \ || ((__VALUE__) == LL_RCC_PLL_MUL_9) \ || ((__VALUE__) == LL_RCC_PLL_MUL_10) \ || ((__VALUE__) == LL_RCC_PLL_MUL_11) \ || ((__VALUE__) == LL_RCC_PLL_MUL_12) \ || ((__VALUE__) == LL_RCC_PLL_MUL_13) \ || ((__VALUE__) == LL_RCC_PLL_MUL_14) \ || ((__VALUE__) == LL_RCC_PLL_MUL_15) \ || ((__VALUE__) == LL_RCC_PLL_MUL_16))
Definition at line 98 of file stm32f1xx_ll_utils.c.
Referenced by UTILS_GetPLLOutputFrequency().
#define IS_LL_UTILS_PREDIV_VALUE | ( | __VALUE__ | ) | (((__VALUE__) == LL_RCC_PREDIV_DIV_1) || ((__VALUE__) == LL_RCC_PREDIV_DIV_2)) |
Definition at line 125 of file stm32f1xx_ll_utils.c.
Referenced by LL_PLL_ConfigSystemClock_HSE(), and LL_PLL_ConfigSystemClock_HSI().
#define IS_LL_UTILS_SYSCLK_DIV | ( | __VALUE__ | ) |
(((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
Definition at line 67 of file stm32f1xx_ll_utils.c.
Referenced by UTILS_EnablePLLAndSwitchSystem().