|
STM32F479xx HAL User Manual
|
Defines | |
| #define | ETH_DMARXDESC_OWN 0x80000000U |
| Bit definition of RDES0 register: DMA Rx descriptor status register. | |
| #define | ETH_DMARXDESC_AFM 0x40000000U |
| #define | ETH_DMARXDESC_FL 0x3FFF0000U |
| #define | ETH_DMARXDESC_ES 0x00008000U |
| #define | ETH_DMARXDESC_DE 0x00004000U |
| #define | ETH_DMARXDESC_SAF 0x00002000U |
| #define | ETH_DMARXDESC_LE 0x00001000U |
| #define | ETH_DMARXDESC_OE 0x00000800U |
| #define | ETH_DMARXDESC_VLAN 0x00000400U |
| #define | ETH_DMARXDESC_FS 0x00000200U |
| #define | ETH_DMARXDESC_LS 0x00000100U |
| #define | ETH_DMARXDESC_IPV4HCE 0x00000080U |
| #define | ETH_DMARXDESC_LC 0x00000040U |
| #define | ETH_DMARXDESC_FT 0x00000020U |
| #define | ETH_DMARXDESC_RWT 0x00000010U |
| #define | ETH_DMARXDESC_RE 0x00000008U |
| #define | ETH_DMARXDESC_DBE 0x00000004U |
| #define | ETH_DMARXDESC_CE 0x00000002U |
| #define | ETH_DMARXDESC_MAMPCE 0x00000001U |
| #define | ETH_DMARXDESC_DIC 0x80000000U |
| Bit definition of RDES1 register. | |
| #define | ETH_DMARXDESC_RBS2 0x1FFF0000U |
| #define | ETH_DMARXDESC_RER 0x00008000U |
| #define | ETH_DMARXDESC_RCH 0x00004000U |
| #define | ETH_DMARXDESC_RBS1 0x00001FFFU |
| #define | ETH_DMARXDESC_B1AP 0xFFFFFFFFU |
| Bit definition of RDES2 register. | |
| #define | ETH_DMARXDESC_B2AP 0xFFFFFFFFU |
| Bit definition of RDES3 register. | |
| #define | ETH_DMAPTPRXDESC_PTPV 0x00002000U /* PTP Version */ |
| #define | ETH_DMAPTPRXDESC_PTPFT 0x00001000U /* PTP Frame Type */ |
| #define | ETH_DMAPTPRXDESC_PTPMT 0x00000F00U /* PTP Message Type */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_SYNC 0x00000100U /* SYNC message (all clock types) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP 0x00000200U /* FollowUp message (all clock types) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_DELAYREQ 0x00000300U /* DelayReq message (all clock types) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_DELAYRESP 0x00000400U /* DelayResp message (all clock types) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE 0x00000500U /* PdelayReq message (peer-to-peer transparent clock) or Announce message (Ordinary or Boundary clock) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG 0x00000600U /* PdelayResp message (peer-to-peer transparent clock) or Management message (Ordinary or Boundary clock) */ |
| #define | ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL 0x00000700U /* PdelayRespFollowUp message (peer-to-peer transparent clock) or Signaling message (Ordinary or Boundary clock) */ |
| #define | ETH_DMAPTPRXDESC_IPV6PR 0x00000080U /* IPv6 Packet Received */ |
| #define | ETH_DMAPTPRXDESC_IPV4PR 0x00000040U /* IPv4 Packet Received */ |
| #define | ETH_DMAPTPRXDESC_IPCB 0x00000020U /* IP Checksum Bypassed */ |
| #define | ETH_DMAPTPRXDESC_IPPE 0x00000010U /* IP Payload Error */ |
| #define | ETH_DMAPTPRXDESC_IPHE 0x00000008U /* IP Header Error */ |
| #define | ETH_DMAPTPRXDESC_IPPT 0x00000007U /* IP Payload Type */ |
| #define | ETH_DMAPTPRXDESC_IPPT_UDP 0x00000001U /* UDP payload encapsulated in the IP datagram */ |
| #define | ETH_DMAPTPRXDESC_IPPT_TCP 0x00000002U /* TCP payload encapsulated in the IP datagram */ |
| #define | ETH_DMAPTPRXDESC_IPPT_ICMP 0x00000003U /* ICMP payload encapsulated in the IP datagram */ |
| #define | ETH_DMAPTPRXDESC_RTSL 0xFFFFFFFFU /* Receive Time Stamp Low */ |
| #define | ETH_DMAPTPRXDESC_RTSH 0xFFFFFFFFU /* Receive Time Stamp High */ |
| #define ETH_DMAPTPRXDESC_IPCB 0x00000020U /* IP Checksum Bypassed */ |
Definition at line 907 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPHE 0x00000008U /* IP Header Error */ |
Definition at line 909 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPPE 0x00000010U /* IP Payload Error */ |
Definition at line 908 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPPT 0x00000007U /* IP Payload Type */ |
Definition at line 910 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPPT_ICMP 0x00000003U /* ICMP payload encapsulated in the IP datagram */ |
Definition at line 913 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPPT_TCP 0x00000002U /* TCP payload encapsulated in the IP datagram */ |
Definition at line 912 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPPT_UDP 0x00000001U /* UDP payload encapsulated in the IP datagram */ |
Definition at line 911 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPV4PR 0x00000040U /* IPv4 Packet Received */ |
Definition at line 906 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_IPV6PR 0x00000080U /* IPv6 Packet Received */ |
Definition at line 905 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPFT 0x00001000U /* PTP Frame Type */ |
Definition at line 896 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT 0x00000F00U /* PTP Message Type */ |
Definition at line 897 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_DELAYREQ 0x00000300U /* DelayReq message (all clock types) */ |
Definition at line 900 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_DELAYRESP 0x00000400U /* DelayResp message (all clock types) */ |
Definition at line 901 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP 0x00000200U /* FollowUp message (all clock types) */ |
Definition at line 899 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE 0x00000500U /* PdelayReq message (peer-to-peer transparent clock) or Announce message (Ordinary or Boundary clock) */ |
Definition at line 902 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG 0x00000600U /* PdelayResp message (peer-to-peer transparent clock) or Management message (Ordinary or Boundary clock) */ |
Definition at line 903 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL 0x00000700U /* PdelayRespFollowUp message (peer-to-peer transparent clock) or Signaling message (Ordinary or Boundary clock) */ |
Definition at line 904 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPMT_SYNC 0x00000100U /* SYNC message (all clock types) */ |
Definition at line 898 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_PTPV 0x00002000U /* PTP Version */ |
Definition at line 895 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_RTSH 0xFFFFFFFFU /* Receive Time Stamp High */ |
Definition at line 919 of file stm32f4xx_hal_eth.h.
| #define ETH_DMAPTPRXDESC_RTSL 0xFFFFFFFFU /* Receive Time Stamp Low */ |
Definition at line 916 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_AFM 0x40000000U |
DA Filter Fail for the rx frame
Definition at line 846 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_B1AP 0xFFFFFFFFU |
Bit definition of RDES2 register.
Buffer1 Address Pointer
Definition at line 877 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_B2AP 0xFFFFFFFFU |
Bit definition of RDES3 register.
Buffer2 Address Pointer
Definition at line 882 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_CE 0x00000002U |
CRC error
Definition at line 862 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_DBE 0x00000004U |
Dribble bit error: frame contains non int multiple of 8 bits
Definition at line 861 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_DE 0x00004000U |
Descriptor error: no more descriptors for receive frame
Definition at line 849 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_DIC 0x80000000U |
Bit definition of RDES1 register.
Disable Interrupt on Completion
Definition at line 868 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_DMARxDescListInit().
| #define ETH_DMARXDESC_ES 0x00008000U |
Error summary: OR of the following bits: DE || OE || IPC || LC || RWT || RE || CE
Definition at line 848 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_FL 0x3FFF0000U |
Receive descriptor frame length
Definition at line 847 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_GetReceivedFrame(), and HAL_ETH_GetReceivedFrame_IT().
| #define ETH_DMARXDESC_FS 0x00000200U |
First descriptor of the frame
Definition at line 854 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_GetReceivedFrame(), and HAL_ETH_GetReceivedFrame_IT().
| #define ETH_DMARXDESC_FT 0x00000020U |
Frame type - Ethernet, otherwise 802.3
Definition at line 858 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_IPV4HCE 0x00000080U |
IPC Checksum Error: Rx Ipv4 header checksum error
Definition at line 856 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_LC 0x00000040U |
Late collision occurred during reception
Definition at line 857 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_LE 0x00001000U |
Frame size not matching with length field
Definition at line 851 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_LS 0x00000100U |
Last descriptor of the frame
Definition at line 855 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_GetReceivedFrame(), and HAL_ETH_GetReceivedFrame_IT().
| #define ETH_DMARXDESC_MAMPCE 0x00000001U |
Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error
Definition at line 863 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_OE 0x00000800U |
Overflow Error: Frame was damaged due to buffer overflow
Definition at line 852 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_OWN 0x80000000U |
Bit definition of RDES0 register: DMA Rx descriptor status register.
OWN bit: descriptor is owned by DMA engine
Definition at line 845 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_DMARxDescListInit(), HAL_ETH_GetReceivedFrame(), and HAL_ETH_GetReceivedFrame_IT().
| #define ETH_DMARXDESC_RBS1 0x00001FFFU |
Receive Buffer1 Size
Definition at line 872 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_RBS2 0x1FFF0000U |
Receive Buffer2 Size
Definition at line 869 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_RCH 0x00004000U |
Second Address Chained
Definition at line 871 of file stm32f4xx_hal_eth.h.
Referenced by HAL_ETH_DMARxDescListInit().
| #define ETH_DMARXDESC_RE 0x00000008U |
Receive error: error reported by MII interface
Definition at line 860 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_RER 0x00008000U |
Receive End of Ring
Definition at line 870 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_RWT 0x00000010U |
Receive Watchdog Timeout: watchdog timer expired during reception
Definition at line 859 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_SAF 0x00002000U |
SA Filter Fail for the received frame
Definition at line 850 of file stm32f4xx_hal_eth.h.
| #define ETH_DMARXDESC_VLAN 0x00000400U |
VLAN Tag: received frame is a VLAN frame
Definition at line 853 of file stm32f4xx_hal_eth.h.
1.7.6.1