STM32F479xx HAL User Manual
|
PLLSAI Clock structure definition. More...
#include <stm32f4xx_hal_rcc_ex.h>
Data Fields | |
uint32_t | PLLSAIN |
uint32_t | PLLSAIP |
uint32_t | PLLSAIQ |
uint32_t | PLLSAIR |
PLLSAI Clock structure definition.
Definition at line 317 of file stm32f4xx_hal_rcc_ex.h.
uint32_t RCC_PLLSAIInitTypeDef::PLLSAIN |
Specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min_Data = 50 and Max_Data = 432. This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC
Definition at line 319 of file stm32f4xx_hal_rcc_ex.h.
Referenced by HAL_RCCEx_EnablePLLSAI(), HAL_RCCEx_GetPeriphCLKConfig(), and HAL_RCCEx_PeriphCLKConfig().
uint32_t RCC_PLLSAIInitTypeDef::PLLSAIP |
Specifies division factor for OTG FS and SDIO clocks. This parameter is only available in STM32F469xx/STM32F479xx devices. This parameter must be a value of RCC PLLSAIP Clock Divider
Definition at line 323 of file stm32f4xx_hal_rcc_ex.h.
Referenced by HAL_RCCEx_EnablePLLSAI(), and HAL_RCCEx_PeriphCLKConfig().
uint32_t RCC_PLLSAIInitTypeDef::PLLSAIQ |
Specifies the division factor for SAI1 clock. This parameter must be a number between Min_Data = 2 and Max_Data = 15. This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC
Definition at line 328 of file stm32f4xx_hal_rcc_ex.h.
Referenced by HAL_RCCEx_EnablePLLSAI(), HAL_RCCEx_GetPeriphCLKConfig(), and HAL_RCCEx_PeriphCLKConfig().
uint32_t RCC_PLLSAIInitTypeDef::PLLSAIR |
specifies the division factor for LTDC clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. This parameter will be used only when PLLSAI is selected as Clock Source LTDC
Definition at line 332 of file stm32f4xx_hal_rcc_ex.h.
Referenced by HAL_RCCEx_EnablePLLSAI(), HAL_RCCEx_GetPeriphCLKConfig(), and HAL_RCCEx_PeriphCLKConfig().