|
STM32H735xx HAL User Manual
|
Defines | |
| #define | IS_CEC_SIGNALFREETIME(__SFT__) ((__SFT__) <= CEC_CFGR_SFT) |
| #define | IS_CEC_TOLERANCE(__RXTOL__) |
| #define | IS_CEC_BRERXSTOP(__BRERXSTOP__) |
| #define | IS_CEC_BREERRORBITGEN(__ERRORBITGEN__) |
| #define | IS_CEC_LBPEERRORBITGEN(__ERRORBITGEN__) |
| #define | IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(__ERRORBITGEN__) |
| #define | IS_CEC_SFTOP(__SFTOP__) |
| #define | IS_CEC_LISTENING_MODE(__MODE__) |
| #define | IS_CEC_MSGSIZE(__SIZE__) ((__SIZE__) <= 0x10U) |
| Check CEC message size. | |
| #define | IS_CEC_OWN_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0x7FFFU) |
| Check CEC device Own Address Register (OAR) setting. | |
| #define | IS_CEC_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xFU) |
| Check CEC initiator or destination logical address setting. | |
| #define IS_CEC_ADDRESS | ( | __ADDRESS__ | ) | ((__ADDRESS__) <= 0xFU) |
Check CEC initiator or destination logical address setting.
Initiator and destination addresses are coded over 4 bits.
| __ADDRESS__ | CEC initiator or logical address. |
| Test | result (TRUE or FALSE). |
Definition at line 764 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Transmit_IT().
| #define IS_CEC_BREERRORBITGEN | ( | __ERRORBITGEN__ | ) |
(((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_NO_GENERATION) || \ ((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_GENERATION))
Definition at line 728 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_BRERXSTOP | ( | __BRERXSTOP__ | ) |
(((__BRERXSTOP__) == CEC_NO_RX_STOP_ON_BRE) || \ ((__BRERXSTOP__) == CEC_RX_STOP_ON_BRE))
Definition at line 725 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION | ( | __ERRORBITGEN__ | ) |
(((__ERRORBITGEN__) == CEC_BROADCASTERROR_ERRORBIT_GENERATION) || \ ((__ERRORBITGEN__) == CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION))
Definition at line 734 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_LBPEERRORBITGEN | ( | __ERRORBITGEN__ | ) |
(((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_NO_GENERATION) || \ ((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_GENERATION))
Definition at line 731 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_LISTENING_MODE | ( | __MODE__ | ) |
(((__MODE__) == CEC_REDUCED_LISTENING_MODE) || \ ((__MODE__) == CEC_FULL_LISTENING_MODE))
Definition at line 740 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_MSGSIZE | ( | __SIZE__ | ) | ((__SIZE__) <= 0x10U) |
Check CEC message size.
The message size is the payload size: without counting the header, it varies from 0 byte (ping operation, one header only, no payload) to 15 bytes (1 opcode and up to 14 operands following the header).
| __SIZE__ | CEC message size. |
| Test | result (TRUE or FALSE). |
Definition at line 750 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Transmit_IT().
| #define IS_CEC_OWN_ADDRESS | ( | __ADDRESS__ | ) | ((__ADDRESS__) <= 0x7FFFU) |
Check CEC device Own Address Register (OAR) setting.
OAR address is written in a 15-bit field within CEC_CFGR register.
| __ADDRESS__ | CEC own address. |
| Test | result (TRUE or FALSE). |
Definition at line 757 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init(), and HAL_CEC_SetDeviceAddress().
| #define IS_CEC_SFTOP | ( | __SFTOP__ | ) |
(((__SFTOP__) == CEC_SFT_START_ON_TXSOM) || \ ((__SFTOP__) == CEC_SFT_START_ON_TX_RX_END))
Definition at line 737 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_SIGNALFREETIME | ( | __SFT__ | ) | ((__SFT__) <= CEC_CFGR_SFT) |
Definition at line 720 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
| #define IS_CEC_TOLERANCE | ( | __RXTOL__ | ) |
(((__RXTOL__) == CEC_STANDARD_TOLERANCE) || \ ((__RXTOL__) == CEC_EXTENDED_TOLERANCE))
Definition at line 722 of file stm32h7xx_hal_cec.h.
Referenced by HAL_CEC_Init().
1.7.6.1