STM32L443xx HAL User Manual
|
Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. More...
Defines | |
#define | __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) != 0U) |
#define | __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) != 0U) |
#define | __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) != 0U) |
#define | __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) != 0U) |
#define | __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) != 0U) |
#define | __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) != 0U) |
#define | __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) != 0U) |
#define | __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) != 0U) |
#define | __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) != 0U) |
#define | __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) != 0U) |
#define | __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) == 0U) |
#define | __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) == 0U) |
#define | __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) == 0U) |
#define | __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) == 0U) |
#define | __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) == 0U) |
#define | __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) == 0U) |
#define | __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) == 0U) |
#define | __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) == 0U) |
#define | __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) == 0U) |
#define | __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) == 0U) |
Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not.
#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) == 0U) |
Definition at line 3491 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) != 0U) |
Definition at line 3420 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) == 0U) |
Definition at line 3502 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) != 0U) |
Definition at line 3431 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) == 0U) |
Definition at line 3453 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) != 0U) |
Definition at line 3382 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) == 0U) |
Definition at line 3455 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) != 0U) |
Definition at line 3384 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) == 0U) |
Definition at line 3457 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) != 0U) |
Definition at line 3386 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) == 0U) |
Definition at line 3460 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) != 0U) |
Definition at line 3389 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) == 0U) |
Definition at line 3464 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) != 0U) |
Definition at line 3393 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) == 0U) |
Definition at line 3475 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) != 0U) |
Definition at line 3404 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) == 0U) |
Definition at line 3509 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) != 0U) |
Definition at line 3438 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) == 0U) |
Definition at line 3481 of file stm32l4xx_hal_rcc.h.
#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED | ( | ) | (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) != 0U) |
Definition at line 3410 of file stm32l4xx_hal_rcc.h.